Verilog HDL(HDLBits) Verilog Language Basic 02-Wire4 将input端的a,b,c传到输出端w,x,y,z module top_module( input a,b,c, output w,x,y,z ); assign w = a; assign x = b; assign y = b; assign z = c; endmodule