Verilog HDL(HDLBits) Verilog Language Basic 04-Andgate module top_module( input a, input b, output out ); assign out = a&b; endmodule