https://verificationacademy.com/forums/systemverilog/parameterized-class-specialization
SystemVerilog Parameterized Classes
Dig a Pool of Specialized SystemVerilog Classes
Design patterns in SystemVerilog OOP for UVM verification
SystemVerilog: Creating an array of classes with different parameters