- 博客(5)
- 收藏
- 关注
RSS订阅原创 Verilog语言 顺序逻辑练习题1 锁存器和触发器
题目1：A D flip-flop is a circuit that stores a bit and is updated periodically, at the (usually) positive edge of a clock signal.D flip-flops are created by the logic synthesizer when a clocked always block is used (See alwaysblock2). A D flip-flop is the
2021-07-26 16:36:27
984
原创 Verilog语言 Circuits第一章 basic gates练习题
Verilog语言 Circuits练习题题目1：See mt2015_q4a and mt2015_q4b for the submodules used here. The top-level design consists of two instantiations each of subcircuits A and B, as shown below.其中A模块和B模块前面题目都有写到，A模块的逻辑表达式为：z = (x ^ y) & x;B模块的逻辑表达式为：z = ~(x^y
2021-07-21 16:09:05
390
原创 Verilog更多练习
题目1：Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a < b). Use the conditional operator to make two-way min circuits, then compose a few of them to create a 4-way min circuit. You’ll
2021-07-21 09:45:52
271
原创 Verilog always语句练习题
Verilog always语句练习题题目1：Build an AND gate using both an assign statement and a combinational always block. (Since assign statements and combinational always blocks function identically, there is no way to enforce that you’re using both methods. But you’re
2021-07-19 18:45:04
324
原创 Verilog module模块练习题
学习FPGA Verilog语言 遇到的习题，记录下相关代码，以便以后复习查阅。模块习题题目1：You are given a module my_dff with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The clk port needs to
2021-07-19 15:25:53
656
空空如也
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人