- The first generation: Vacuum tubes
- ENIAC
-
- Decimal
- Can conditional jump and be programmable, distinguishing it from ealier ones.
- The von Neumann Machine/IAS
-
- Including:
-
- A main memory
- An arithmetic and logic unit(Binary)
- A control unit
- Input and output
- 1000 storage locations, called words, of 40 binary digits each(Both data and instructions are stored there)(Number: a sign bit and a 39-bit value)(Two 20-bit instructions, each consisting of an 8-bit opcode and a 12-bit address
-
-
- Each instruction cycle consists of two subcycles: fetch cycle、execute cycle. Therefore, to perform one instruction need to visit the memory twice.
-
- The second generation: Transistors
- Smaller, cheaper, dissipating less heat, made from silicon
- Introduction of more complex arithmetic and logic units and control units, the use of high-level programming language(assembly language) and the provision of system software with the computer.
- The third generation: Integrated circuits
- Moore's law: the number of transistors that could be put on a single chip was doubling every year and correctly predicted that this pace would continue into the near future.
-
- Number of transistors doubles every 18 months
- Cost
- Speed/Performance
- Convenient/Flexibility
- Reducing power and cooling requirements
- Reliability
- The characteristics of a family:
-
- Similar or identical instruction set
- Similar or identical operating system
- Increasing speed
- Increasing number of I/O ports
- Increasing memory size
- Increasing cost
- 1978 ~ ? Large-scale integration (LSI) and Very-large-scale integration (VLSI)
- Classification of computers
- Chip microcomputer
- Single board computer
- Embedded computer
- Microcomputer/desktop computer
- Server
- Supercomputer
- Designing for performance
- Microprocessor speed
-
- Branch prediction
- Data flow analysis
- Speculative execution
- Performance balance: an adjusting of the organization and architecture to compensate for the mismatch among the capabilities of the various components
- Improvements in chip organization and architecture