std_logic_arith 的包头

最新推荐文章于 2023-05-26 10:55:07 发布
最新推荐文章于 2023-05-26 10:55:07 发布
阅读量383 收藏 1
点赞数
原文链接：http://www.cnblogs.com/lteacher/archive/2013/04/11/3015503.html
版权

library IEEE;
use IEEE.std_logic_1164.all;

package std_logic_arith is

type UNSIGNED is array (NATURAL range <>) of STD_LOGIC;
type SIGNED is array (NATURAL range <>) of STD_LOGIC;
subtype SMALL_INT is INTEGER range 0 to 1;

function "+"(L: UNSIGNED; R: UNSIGNED) return UNSIGNED;
function "+"(L: SIGNED; R: SIGNED) return SIGNED;
function "+"(L: UNSIGNED; R: SIGNED) return SIGNED;
function "+"(L: SIGNED; R: UNSIGNED) return SIGNED;
function "+"(L: UNSIGNED; R: INTEGER) return UNSIGNED;
function "+"(L: INTEGER; R: UNSIGNED) return UNSIGNED;
function "+"(L: SIGNED; R: INTEGER) return SIGNED;
function "+"(L: INTEGER; R: SIGNED) return SIGNED;
function "+"(L: UNSIGNED; R: STD_ULOGIC) return UNSIGNED;
function "+"(L: STD_ULOGIC; R: UNSIGNED) return UNSIGNED;
function "+"(L: SIGNED; R: STD_ULOGIC) return SIGNED;
function "+"(L: STD_ULOGIC; R: SIGNED) return SIGNED;

function "+"(L: UNSIGNED; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: SIGNED) return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED; R: SIGNED) return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED; R: INTEGER) return STD_LOGIC_VECTOR;
function "+"(L: INTEGER; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: INTEGER) return STD_LOGIC_VECTOR;
function "+"(L: INTEGER; R: SIGNED) return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED; R: STD_ULOGIC) return STD_LOGIC_VECTOR;
function "+"(L: STD_ULOGIC; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: STD_ULOGIC) return STD_LOGIC_VECTOR;
function "+"(L: STD_ULOGIC; R: SIGNED) return STD_LOGIC_VECTOR;

function "-"(L: UNSIGNED; R: UNSIGNED) return UNSIGNED;
function "-"(L: SIGNED; R: SIGNED) return SIGNED;
function "-"(L: UNSIGNED; R: SIGNED) return SIGNED;
function "-"(L: SIGNED; R: UNSIGNED) return SIGNED;
function "-"(L: UNSIGNED; R: INTEGER) return UNSIGNED;
function "-"(L: INTEGER; R: UNSIGNED) return UNSIGNED;
function "-"(L: SIGNED; R: INTEGER) return SIGNED;
function "-"(L: INTEGER; R: SIGNED) return SIGNED;
function "-"(L: UNSIGNED; R: STD_ULOGIC) return UNSIGNED;
function "-"(L: STD_ULOGIC; R: UNSIGNED) return UNSIGNED;
function "-"(L: SIGNED; R: STD_ULOGIC) return SIGNED;
function "-"(L: STD_ULOGIC; R: SIGNED) return SIGNED;

function "-"(L: UNSIGNED; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "-"(L: SIGNED; R: SIGNED) return STD_LOGIC_VECTOR;
function "-"(L: UNSIGNED; R: SIGNED) return STD_LOGIC_VECTOR;
function "-"(L: SIGNED; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "-"(L: UNSIGNED; R: INTEGER) return STD_LOGIC_VECTOR;
function "-"(L: INTEGER; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "-"(L: SIGNED; R: INTEGER) return STD_LOGIC_VECTOR;
function "-"(L: INTEGER; R: SIGNED) return STD_LOGIC_VECTOR;
function "-"(L: UNSIGNED; R: STD_ULOGIC) return STD_LOGIC_VECTOR;
function "-"(L: STD_ULOGIC; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "-"(L: SIGNED; R: STD_ULOGIC) return STD_LOGIC_VECTOR;
function "-"(L: STD_ULOGIC; R: SIGNED) return STD_LOGIC_VECTOR;

function "+"(L: UNSIGNED) return UNSIGNED;
function "+"(L: SIGNED) return SIGNED;
function "-"(L: SIGNED) return SIGNED;
function "ABS"(L: SIGNED) return SIGNED;

function "+"(L: UNSIGNED) return STD_LOGIC_VECTOR;
function "+"(L: SIGNED) return STD_LOGIC_VECTOR;
function "-"(L: SIGNED) return STD_LOGIC_VECTOR;
function "ABS"(L: SIGNED) return STD_LOGIC_VECTOR;

function "*"(L: UNSIGNED; R: UNSIGNED) return UNSIGNED;
function "*"(L: SIGNED; R: SIGNED) return SIGNED;
function "*"(L: SIGNED; R: UNSIGNED) return SIGNED;
function "*"(L: UNSIGNED; R: SIGNED) return SIGNED;

function "*"(L: UNSIGNED; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "*"(L: SIGNED; R: SIGNED) return STD_LOGIC_VECTOR;
function "*"(L: SIGNED; R: UNSIGNED) return STD_LOGIC_VECTOR;
function "*"(L: UNSIGNED; R: SIGNED) return STD_LOGIC_VECTOR;

function "<"(L: UNSIGNED; R: UNSIGNED) return BOOLEAN;
function "<"(L: SIGNED; R: SIGNED) return BOOLEAN;
function "<"(L: UNSIGNED; R: SIGNED) return BOOLEAN;
function "<"(L: SIGNED; R: UNSIGNED) return BOOLEAN;
function "<"(L: UNSIGNED; R: INTEGER) return BOOLEAN;
function "<"(L: INTEGER; R: UNSIGNED) return BOOLEAN;
function "<"(L: SIGNED; R: INTEGER) return BOOLEAN;
function "<"(L: INTEGER; R: SIGNED) return BOOLEAN;

function "<="(L: UNSIGNED; R: UNSIGNED) return BOOLEAN;
function "<="(L: SIGNED; R: SIGNED) return BOOLEAN;
function "<="(L: UNSIGNED; R: SIGNED) return BOOLEAN;
function "<="(L: SIGNED; R: UNSIGNED) return BOOLEAN;
function "<="(L: UNSIGNED; R: INTEGER) return BOOLEAN;
function "<="(L: INTEGER; R: UNSIGNED) return BOOLEAN;
function "<="(L: SIGNED; R: INTEGER) return BOOLEAN;
function "<="(L: INTEGER; R: SIGNED) return BOOLEAN;

function ">"(L: UNSIGNED; R: UNSIGNED) return BOOLEAN;
function ">"(L: SIGNED; R: SIGNED) return BOOLEAN;
function ">"(L: UNSIGNED; R: SIGNED) return BOOLEAN;
function ">"(L: SIGNED; R: UNSIGNED) return BOOLEAN;
function ">"(L: UNSIGNED; R: INTEGER) return BOOLEAN;
function ">"(L: INTEGER; R: UNSIGNED) return BOOLEAN;
function ">"(L: SIGNED; R: INTEGER) return BOOLEAN;
function ">"(L: INTEGER; R: SIGNED) return BOOLEAN;

function ">="(L: UNSIGNED; R: UNSIGNED) return BOOLEAN;
function ">="(L: SIGNED; R: SIGNED) return BOOLEAN;
function ">="(L: UNSIGNED; R: SIGNED) return BOOLEAN;
function ">="(L: SIGNED; R: UNSIGNED) return BOOLEAN;
function ">="(L: UNSIGNED; R: INTEGER) return BOOLEAN;
function ">="(L: INTEGER; R: UNSIGNED) return BOOLEAN;
function ">="(L: SIGNED; R: INTEGER) return BOOLEAN;
function ">="(L: INTEGER; R: SIGNED) return BOOLEAN;

function "="(L: UNSIGNED; R: UNSIGNED) return BOOLEAN;
function "="(L: SIGNED; R: SIGNED) return BOOLEAN;
function "="(L: UNSIGNED; R: SIGNED) return BOOLEAN;
function "="(L: SIGNED; R: UNSIGNED) return BOOLEAN;
function "="(L: UNSIGNED; R: INTEGER) return BOOLEAN;
function "="(L: INTEGER; R: UNSIGNED) return BOOLEAN;
function "="(L: SIGNED; R: INTEGER) return BOOLEAN;
function "="(L: INTEGER; R: SIGNED) return BOOLEAN;

function "/="(L: UNSIGNED; R: UNSIGNED) return BOOLEAN;
function "/="(L: SIGNED; R: SIGNED) return BOOLEAN;
function "/="(L: UNSIGNED; R: SIGNED) return BOOLEAN;
function "/="(L: SIGNED; R: UNSIGNED) return BOOLEAN;
function "/="(L: UNSIGNED; R: INTEGER) return BOOLEAN;
function "/="(L: INTEGER; R: UNSIGNED) return BOOLEAN;
function "/="(L: SIGNED; R: INTEGER) return BOOLEAN;
function "/="(L: INTEGER; R: SIGNED) return BOOLEAN;

function SHL(ARG: UNSIGNED; COUNT: UNSIGNED) return UNSIGNED;
function SHL(ARG: SIGNED; COUNT: UNSIGNED) return SIGNED;
function SHR(ARG: UNSIGNED; COUNT: UNSIGNED) return UNSIGNED;
function SHR(ARG: SIGNED; COUNT: UNSIGNED) return SIGNED;

function CONV_INTEGER(ARG: INTEGER) return INTEGER;
function CONV_INTEGER(ARG: UNSIGNED) return INTEGER;
function CONV_INTEGER(ARG: SIGNED) return INTEGER;
function CONV_INTEGER(ARG: STD_ULOGIC) return SMALL_INT;

function CONV_UNSIGNED(ARG: INTEGER; SIZE: INTEGER) return UNSIGNED;
function CONV_UNSIGNED(ARG: UNSIGNED; SIZE: INTEGER) return UNSIGNED;
function CONV_UNSIGNED(ARG: SIGNED; SIZE: INTEGER) return UNSIGNED;
function CONV_UNSIGNED(ARG: STD_ULOGIC; SIZE: INTEGER) return UNSIGNED;

function CONV_SIGNED(ARG: INTEGER; SIZE: INTEGER) return SIGNED;
function CONV_SIGNED(ARG: UNSIGNED; SIZE: INTEGER) return SIGNED;
function CONV_SIGNED(ARG: SIGNED; SIZE: INTEGER) return SIGNED;
function CONV_SIGNED(ARG: STD_ULOGIC; SIZE: INTEGER) return SIGNED;

function CONV_STD_LOGIC_VECTOR(ARG: INTEGER; SIZE: INTEGER)
return STD_LOGIC_VECTOR;
function CONV_STD_LOGIC_VECTOR(ARG: UNSIGNED; SIZE: INTEGER)
return STD_LOGIC_VECTOR;
function CONV_STD_LOGIC_VECTOR(ARG: SIGNED; SIZE: INTEGER)
return STD_LOGIC_VECTOR;
function CONV_STD_LOGIC_VECTOR(ARG: STD_ULOGIC; SIZE: INTEGER)
return STD_LOGIC_VECTOR;
-- zero extend STD_LOGIC_VECTOR (ARG) to SIZE,
-- SIZE < 0 is same as SIZE = 0
-- returns STD_LOGIC_VECTOR(SIZE-1 downto 0)
function EXT(ARG: STD_LOGIC_VECTOR; SIZE: INTEGER) return STD_LOGIC_VECTOR;

-- sign extend STD_LOGIC_VECTOR (ARG) to SIZE,
-- SIZE < 0 is same as SIZE = 0
-- return STD_LOGIC_VECTOR(SIZE-1 downto 0)
function SXT(ARG: STD_LOGIC_VECTOR; SIZE: INTEGER) return STD_LOGIC_VECTOR;

end Std_logic_arith;

转载于:https://www.cnblogs.com/lteacher/archive/2013/04/11/3015503.html

dingtuoguang7472
关注
  • 0
    点赞
  • 踩
  • 1
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
IEEE_Std_arith.pdf
04-18
很好的资料，很难得的啊！与大家共享，希望大家支持啊！
PID.rar_PID控制IEEE文章_VHDL PID_logic_pid vhdl
09-24
PID控制器参考，library&nbsp IEEE &nbsp use&nbsp IEEE.STD_LOGIC_1164.ALL &nbsp use&nbsp IEEE.STD_LOGIC_ARITH.ALL &nbsp use&nbsp IEEE.STD_LOGIC_UNSIGNED.ALL &nbsp
VHDL中数据类型转换与移位(STD_LOGIC_ARITH与NUMERIC_STD)
Arist.
04-26 5068
1.目前写VHDL程序时，大部分人已经熟悉的库调用如下所示： library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; --或者 use ieee.std_logic_signed.all; 这几个库文件的源码可以在: IEEE库文件.中查看，...
【FPGA学习笔记】VHDL程序包:work、std_logic_1164、std_logic_arith、std_logic_unsigned 、std_logic_signed
yang_jiangning的博客
04-05 7354
主要介绍vhdl中常用的几个程序包：work、std_logic_1164、std_logic_arith、std_logic_unsigned 、std_logic_signed
2、VHDL的STD_LOGIC_ARITH包常见数据类型转换
baidu_39362132的博客
05-25 1558
将数据类型为integer,unsigned,signed,std_logic或std_ulogic的操作数p转换成integer类型，不包括STD_LOGIC_VECTOR。:将数据类型为integer,signed,std_logic或std_ulogic的操作数p转换成宽度为b的unsigned的数据类型。:将数据类型为integer,unsigned,std_logic或std_ulogic的操作数p转换成宽度为b的signed的数据类型。例:integer转换成std_logic_vector。
VHDL 运算符及类型转换函数
qq_25749155的博客
03-06 7527
一. 运算符 二. 类型转换函数
vhdl语言入门——全加器实现
qq_36309133的博客
04-17 2793
目标：不求使用VHDL程序编程，至少能读懂别人写的VHDL程序知道实现了哪些功能，能做一些简单的修改。
std_logic_arith.rar_std_logic_arith
09-20
这个压缩包"std_logic_arith.rar_std_logic_arith"提供的"std_logic_arith.vhd"文件很可能是一个VHDL源代码，详细定义了这些运算的操作。 首先，我们要理解`std_logic_arith`库的核心概念。在VHDL中，`std_logic`是...
std_logic_arith.zip_logic_std_logic_arith_vhdl
09-21
在VHDL（Very High Speed Integrated Circuit Hardware Description Language）中，`std_logic_arith`库是用于处理逻辑运算和算术运算的一个包。这个库主要包含了一组操作符和函数，使得开发者能够方便地对`std_...
comp_arith.rar_comp_arith_cpu设计_enemyjmc_除法器
09-24
本资源“comp_arith.rar_comp_arith_cpu设计_enemyjmc_除法器”包含了一个关于CPU设计中加法器、乘法器以及除法器设计的PPT，这些是CPU内部执行算术运算的关键组件。下面将详细阐述这三个核心部分。 1. **加法器**...
VHDL语法简单总结
fishtail55的博客
03-31 7149
一个VHDL程序代码包含实体（entity）、结构体（architecture）、配置（configuration）、程序包（package）、库（library）等。 一、 数据类型 1.用户自定义数据类型 使用关键字TYPE，例如： TYPE my_integer IS RANGE -32 TO 32; –用户自定义的整数类型的子集 TYPE student_grade IS R...
3、VHDL的STD_LOGIC_1164包常见数据类型转换
baidu_39362132的博客
05-26 984
VHDL中BIT、BIT_VECTOR与STD_LOGIC、STD_LOGIC_VECTOR直接的转换。
EDA硬件描述语言VHDL（三）--VHDL数据类型与顺序语句
北巷番茄鱼的博客
02-21 3581
VHDL作为一种强类型语言主要表现在以下两方面： （1）VHDL程序中的任何数据对象都必须定义一个确定的数据类型，并由此限定此数据对象的取值范围。 （2）VHDL要求在信号赋值、算术运算、逻辑操作和数据比较等操作数中数据对象的数据类型是相同的，即数据类型匹配。
VHDL代码结构，库、实体 、构造体介绍
xiawucha159的博客
07-25 3632
VHDL代码结构，库、实体 、构造体介绍 ieee库包含了许多包集(代码包的集合)定义了STD_LOGIC(8值)和STD_ULOGIC(9值)多值逻辑系统。定义了SIGNED(有符号)和UNSIGNED(无符号)数据类型和相关的算数运算和比较运算的操作。包含许多数据类型转换的函数，可以实现数据类型的转换。内部包含了一些函数，这些函数可以使STD_LOGIC_VECTOR类型的数据像SIGNED类型的数据一样进行运算操作。--文件名tp_test_single.VHD--功能描述示波器测试脚查看--作者。.
STD_LOGIC_SIGNED 的包头
dingtuoguang7472的博客
04-11 288
library IEEE;use IEEE.std_logic_1164.all;use IEEE.std_logic_arith.all; package STD_LOGIC_SIGNED is function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR; functio...
VHDL（一）：数据类型
热门推荐
doudou_wsx的博客
03-11 1万+
预定义的数据类型 （1）std库的standard包集：定义了位（BIT）、布尔（Boolean）、整数（integer）和实数（real）数据类型。 （2）ieee库的std_logic_1164包集:定义了std_logic和std_ulogic数据类型。 （3）ieee库的std_logic_arith包集：定义了signed和unsigned数据类型。还定义了conv_integer...
VHDL**IEEE.STD_LOGIC_ARITH.ALL、IEEE.STD_LOGIC_SIGNED.ALL和IEEE.STD_LOGIC_UNSIGNED.ALL
EDA自学笔记
01-16 4186
Synopsys的程序包STD_LOGIC_ARITH、STD_LOGIC_SIGNED和STD_LOGIC_UNSIGNED中已经为许多类型的运算重载了算数运算符合关系运算符，因此只要引用这些程序包，SIGNED、UNSIGNED、STD_LOGIC、STD_LOGIC_VECTOR之间也可以混合运算。 但执行加法时，同时调用STD_LOGIC_SIGNED和STD_LOGIC_UNSIGNED...
LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY QIANGDAQI IS PORT(CLK,CLK2,S0,S1,S2,S3,S4,S5,S6,STOP,RST:IN STD_LOGIC; N,K,Q_OUT:OUT STD_LOGIC; M:OUT STD_LOGIC_VECTOR(1 DOWNTO 0); A,B,C,D,E,F,G:OUT STD_LOGIC); END QIANGDAQI; ARCHITECTURE BHV OF QIANGDAQI IS COMPONENT QDJB IS PORT(CLK2,RST:IN STD_LOGIC; S0,S1,S2,S3,S4,S5:IN STD_LOGIC; TMP:OUT STD_LOGIC; STATES:OUT STD_LOGIC_VECTOR(5 DOWNTO 0)); END COMPONENT; COMPONENT JS IS PORT(CLK,RST,S,STOP:IN STD_LOGIC; WARN:OUT STD_LOGIC; TA,TB:BUFFER STD_LOGIC_VECTOR(5 DOWNTO 0)); END COMPONENT; COMPONENT SJXZ IS PORT(CLK2,RST:IN STD_LOGIC; S:OUT STD_LOGIC_VECTOR(1 DOWNTO 0); A,B,C:IN STD_LOGIC_VECTOR(3 DOWNTO 0); Y:OUT STD_LOGIC_VECTOR(3 DOWNTO 0)); END COMPONENT; COMPONENT YMQ IS PORT(AIN4: IN STD_LOGIC_VECTOR (3 DOWNTO 0); DOUT7: OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT; COMPONENT ALARM IS PORT(CLK,I:IN STD_LOGIC; Q:OUT STD_LOGIC); END COMPONENT; SIGNAL STATES_OUT,TA_OUT,TB_OUT,Y_OUT:Std_LOGIC_VECTOR(6 downto 0); SIGNAL LEDOUT:STD_LOGIC_VECTOR(6 DOWNTO 0); SIGNAL W:STD_LOGIC; BEGIN A<=LEDOUT(6); B<=LEDOUT(5); C<=LEDOUT(4); D<=LEDOUT(3); E<=LEDOUT(2); F<=LEDOUT(1); G<=LEDOUT(0); U1:QDJB PORT MAP(CLK2,RST,S0,S1,S2,S3,s4,s5,TMP=>K,STATES=>STATES_OUT); U2:JS PORT MAP(CLK,RST,S,STOP,WARN=>N,TA=>TA_OUT,TB=>TB_OUT); U3:SJXZPORTMAP(CLK2=>CLK2,RST=>RST,S=>M,A=>STATES_OUT,B=>TA_OUT, C=>TB_OUT,Y=>Y_OUT); U4:YMQ PORT MAP(AIN4=>Y_OUT,DOUT7=>LEDOUT); U5:ALARM PORT MAP(CLK2,S,Q_OUT); END BHV;
最新发布
06-08
这段代码看起来还是有一些错误，下面是我发现的几个问题： 1.在组件U3的实例化中，SJXZ后面应该有一个空格，应该改为SJXZ PORT MAP，否则代码会编译报错。 2.在组件JS的实例化中，TA和TB的类型应该为BUFFER，而不是BUFFER STD_LOGIC_VECTOR。 3.在组件ALARM的实例化中，输入参数应该是CLK和I，而不是CLK2和S。 下面是修改后的代码，你可以尝试运行一下看看是否能够成功编译： ``` LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY QIANGDAQI IS PORT(CLK,CLK2,S0,S1,S2,S3,S4,S5,S6,STOP,RST:IN STD_LOGIC; N,K,Q_OUT:OUT STD_LOGIC; M:OUT STD_LOGIC_VECTOR(1 DOWNTO 0); A,B,C,D,E,F,G:OUT STD_LOGIC); END QIANGDAQI; ARCHITECTURE BHV OF QIANGDAQI IS COMPONENT QDJB IS PORT(CLK2,RST:IN STD_LOGIC; S0,S1,S2,S3,S4,S5:IN STD_LOGIC; TMP:OUT STD_LOGIC; STATES:OUT STD_LOGIC_VECTOR(5 DOWNTO 0)); END COMPONENT; COMPONENT JS IS PORT(CLK,RST,S,STOP:IN STD_LOGIC; WARN:OUT STD_LOGIC; TA,TB:BUFFER STD_LOGIC_VECTOR(5 DOWNTO 0)); END COMPONENT; COMPONENT SJXZ IS PORT(CLK2,RST:IN STD_LOGIC; S:OUT STD_LOGIC_VECTOR(1 DOWNTO 0); A,B,C:IN STD_LOGIC_VECTOR(3 DOWNTO 0); Y:OUT STD_LOGIC_VECTOR(3 DOWNTO 0)); END COMPONENT; COMPONENT YMQ IS PORT(AIN4: IN STD_LOGIC_VECTOR (3 DOWNTO 0); DOUT7: OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT; COMPONENT ALARM IS PORT(CLK,I:IN STD_LOGIC; Q:OUT STD_LOGIC); END COMPONENT; SIGNAL STATES_OUT,TA_OUT,TB_OUT,Y_OUT:STD_LOGIC_VECTOR(6 DOWNTO 0); SIGNAL LEDOUT:STD_LOGIC_VECTOR(6 DOWNTO 0); SIGNAL W:STD_LOGIC; BEGIN A<=LEDOUT(6); B<=LEDOUT(5); C<=LEDOUT(4); D<=LEDOUT(3); E<=LEDOUT(2); F<=LEDOUT(1); G<=LEDOUT(0); U1:QDJB PORT MAP(CLK2,RST,S0,S1,S2,S3,S4,S5,TMP=>K,STATES=>STATES_OUT); U2:JS PORT MAP(CLK,RST,S,STOP,WARN=>N,TA=>TA_OUT,TB=>TB_OUT); U3:SJXZ PORT MAP(CLK2=>CLK2,RST=>RST,S=>M,A=>STATES_OUT,B=>TA_OUT,C=>TB_OUT,Y=>Y_OUT); U4:YMQ PORT MAP(AIN4=>Y_OUT,DOUT7=>LEDOUT); U5:ALARM PORT MAP(CLK,I,Q_OUT); END BHV; ```

“相关推荐”对你有帮助么？

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值