pqb777的博客

SDC - Synopsys Design ConstraintsThis file is used for all implementation tools starting from synthesis, timing analysis, place&route,dft,fpga…etc. This is very important file to ensure proper operation of your design, fpga, siliconSDF - Standard Del

saif contains the switching profile of the simulation data generally used by prime power.vcd files contain all the information that might be carried by saif but it is more lengthy and sometimes contain redundant information.To analyze the average power co