RISC-V - 16, 32, 64
RISC-V allows mixing 16-bit, 32-bit, 48-bit, 64-bit instructions, and beyond!
RV32I defines a 32-bit computer architecture, where registers are 32-bits wide. Its instructions are all 32-bits wide. For example, it has lw to load a 32-bit word into a regis
原创
2021-12-08 03:31:18 ·
653 阅读 ·
0 评论