Verilog HDL(HDLBits) Verilog Language Basic 03-Notgate module top_module( input in, output out ); assign out = ~in; endmodule