verilog behavioral modeling --procedural assignments

1.procedural assignments are used for updating reg ,integer , time ,real,realtime and memory data types.

2.difference between procedural assignments and continuous assignments

   (1)continuous assignments drive nets and are evaluated and updated whenever an input operand changes value.

   (2)procedural assignments update the value of variables under the control of the procedural flow constructs that surround them.

      variables <= / = expression

    variables : 1.reg , integer, real,realtime,time

                    2.bit-select of a reg , integer,time

                   3.part-select of a reg ,integer, time

                   4.memory word

                   5,concatenation or nested concatenation of any of the above

   note:如果左右边数据位宽不一致,需要进行零扩展、符号扩展。

   3.procedural assignments

        ----blocking procedural assignment statements

        ----nonblocking procdedural assignment statements

      blocking and nonblocking procedural assignment statements specify different procedural flows in sequential blocks

 4.blocking assignment vs nonblocking assignments

 5.assign vs deassign

 6.force vs release

   

转载于:https://www.cnblogs.com/chip/p/4073589.html

  • 0
    点赞
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值