PCI Express 6.0 规范

PCI Express 6.0 规范

近二十年来,PCI Express® (PCIe®) 规范业已成为当之无愧的互连之选。PCIe 6.0 规范旨在使 PCIe 5.0 规范 (32 GT/s) 的带宽和电源效率翻倍,同时继续满足业界对于低时延高速互连的需求。PCIe 6.0 技术可提供经济实惠且可扩展的互连解决方案,旨在满足各类数据密集型市场的需求,如数据中心、人工智能、机器学习、高性能计算 (HPC)、汽车、物联网 (IoT) 以及军事/航空航天。 

PCIe 6.0 规范特点 

  • 原始数据速率为 64 GT/s,通过 x16 配置最高可达 256 GB/s
  • 4 级脉冲振幅调制 (PAM4) 信令,充分利用业界现有 PAM4
  • 轻量级的前向纠错 (FEC) 和循环冗余校验 (CRC),缓解 PAM4 信令相关联的误码率增加
  • 基于流量控制单元 (Flit) 的编码,支持 PAM4 调制,能搭配 FEC CRC 一起使用,使带宽加倍。
  • 更新了 Flit 模式下使用的数据包布局,提供额外的功能,并简化处理。
  • 保持与所有前几代 PCIe 技术的向后兼容性

我们诚邀会员下载 PCIe 6.0 规范

PCIe 6.0 规范资源 

如需了解更多信息 PCI-SIG

请访问 LinkedIn Twitter关注我们,获取有关 PCIe 规范和未来声明的最新信息。

如果您还不是 PCI-SIG 的会员我们诚邀您立即加入会员  

源文链接:PCI Express 6.0 Specification | PCI-SIG (pcisig.com)

  • 0
    点赞
  • 6
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
OBJECTIVE OF THE SPECIFICATION.................................................................................... 27 DOCUMENT ORGANIZATION ................................................................................................ 27 DOCUMENTATION CONVENTIONS...................................................................................... 28 TERMS AND ACRONYMS........................................................................................................ 29 REFERENCE DOCUMENTS...................................................................................................... 36 1. INTRODUCTION ................................................................................................................ 37 1.1. A THIRD GENERATION I/O INTERCONNECT ................................................................... 37 1.2. PCI EXPRESS LINK......................................................................................................... 39 1.3. PCI EXPRESS FABRIC TOPOLOGY .................................................................................. 41 1.3.1. Root Complex........................................................................................................ 41 1.3.2. Endpoints .............................................................................................................. 42 1.3.3. Switch.................................................................................................................... 45 1.3.4. Root Complex Event Collector.............................................................................. 46 1.3.5. PCI Express to PCI/PCI-X Bridge........................................................................ 46 1.4. PCI EXPRESS FABRIC TOPOLOGY CONFIGURATION....................................................... 46 1.5. PCI EXPRESS LAYERING OVERVIEW.............................................................................. 47 1.5.1. Transaction Layer................................................................................................. 48 1.5.2. Data Link Layer .................................................................................................... 48 1.5.3. Physical Layer ...................................................................................................... 49 1.5.4. Layer Functions and Services............................................................................... 49 2. TRANSACTION LAYER SPECIFICATION ..................................................................... 53 2.1. TRANSACTION LAYER OVERVIEW.................................................................................. 53 2.1.1. Address Spaces, Transaction Types, and Usage................................................... 54 2.1.2. Packet Format Overview ...................................................................................... 56 2.2. TRANSACTION LAYER PROTOCOL - PACKET DEFINITION............................................... 58 2.2.1. Common Packet Header Fields ............................................................................ 58 2.2.2. TLPs with Data Payloads - Rules ......................................................................... 61 2.2.3. TLP Digest Rules .................................................................................................. 65 2.2.4. Routing and Addressing Rules .............................................................................. 65 2.2.5. First/Last DW Byte Enables Rules........................................................................ 69 2.2.6. Transaction Descriptor......................................................................................... 71 2.2.7. Memory, I/O, and Configuration Request Rules................................................... 77 2.2.8. Message Request Rules......................................................................................... 83 2.2.9. Completion Rules.................................................................................................. 97 2.2.10. TLP Prefix Rules ................................................................................................. 100 2.3. HANDLING OF RECEIVED TLPS.................................................................................... 104
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值