module top_module (
input clock,
input a,
output p,
output q );
assign p=clock?a:p;
always@(negedge clock)
begin
q=a&p;
end
endmodule
HDLbits--Sim/circuit8
最新推荐文章于 2024-05-15 23:12:35 发布