module top_module(
input a,
input b,
output wire out_assign,
output reg out_alwaysblock
);
assign out_assign = a & b;
always@ (*)
out_alwaysblock = a & b;
endmodule
Alwaysblock1
最新推荐文章于 2023-05-06 20:33:53 发布