[转载]DSP28_DevEmu.h头文件寄存器说明_人生几何_新浪博客

最新推荐文章于 2024-10-08 15:00:00 发布

mailzst1

最新推荐文章于 2024-10-08 15:00:00 发布

阅读量178

点赞数

文章标签：芯片 stm32 arm 嵌入式单片机

本文链接：https://blog.csdn.net/mailzst1/article/details/109651220

版权

原文地址：DSP28_DevEmu.h头文件寄存器说明 作者：simplorer

//
//      TMDX ALPHA RELEASE
//      Intended for product evaluation purposes
//
//###########################################################################
//
// FILE:    DSP28_SysCtrl.c
//
// TITLE:    DSP28 Device System Control Initialization & Support Functions.
//
//###########################################################################
//
// Ver | dd mmm yyyy | Who | Description of changes
// =====|=============|======|===============================================
// 0.55| 06 May 2002 | L.H. | EzDSP Alpha Release
// 0.56| 20 May 2002 | L.H. | No change
// 0.57| 24 May 2002 | L.H. | Added initialization of RAM control registers
//      |             |      | for TMX samples.
//###########################################################################

#include "DSP28_Device.h"

//---------------------------------------------------------------------------
// InitSysCtrl:
//---------------------------------------------------------------------------
// This function initializes the System Control registers to a known state.
//
void InitSysCtrl(void)
{
   Uint16 i;
   EALLOW;
// On TMX samples, to get the best performance of on chip RAM blocks M0/M1/L0/L1/H0 internal
// control registers bit have to be enabled. The bits are in Device emulation registers.
   DevEmuRegs.M0RAMDFT = 0x0300;
   DevEmuRegs.M1RAMDFT = 0x0300;
   DevEmuRegs.L0RAMDFT = 0x0300;
   DevEmuRegs.L1RAMDFT = 0x0300;
   DevEmuRegs.H0RAMDFT = 0x0300;
// Disable watchdog module
   SysCtrlRegs.WDCR= 0x0068;

// Initalize PLL
   SysCtrlRegs.PLLCR = 0xA;
   // Wait for PLL to lock
   for(i= 0; i< 5000; i++){}
// HISPCP/LOSPCP prescale register settings, normally it will be set to default values
   SysCtrlRegs.HISPCP.all = 0x0001;
   SysCtrlRegs.LOSPCP.all = 0x0002;
// Peripheral clock enables set for the selected peripherals.
   SysCtrlRegs.PCLKCR.bit.EVAENCLK=1;
   SysCtrlRegs.PCLKCR.bit.EVBENCLK=1;
   SysCtrlRegs.PCLKCR.bit.SCIENCLKA=1;
// SysCtrlRegs.PCLKCR.bit.SCIENCLKB=1;
   EDIS;
}

//---------------------------------------------------------------------------
// KickDog:
//---------------------------------------------------------------------------
// This function resets the watchdog timer.
// Enable this function for using KickDog in the application

//===========================================================================
// No more.
//===========================================================================

在这个头文件中主要牵涉到与器件仿真相关的一组寄存器，包括器件配置寄存器DEVICECNF，部件ID寄存器PARTID，芯片修订ID寄存器REVID，先写后读保护寄存器PROTSTART和PROTRANGE，另外还有五组寄存器M0RAMDFT，M1RAMDFT，L0RAMDFT，L1RAMDFT，H0RAMDFT，这五组寄存器是TMX系列使用的，TMS系列的DSP上述地址为保留地址，不再使用。

器件仿真寄存器DevEmuRegs

器件配置寄存器DEVICECNF

部件ID寄存器PARTID

芯片修订ID寄存器REVID

在于SEED_DSK2812配套的示例程序中，InitSysCtrl函数中有如下的代码段：

// On TMX samples, to get the best performance of on chip RAM blocks M0/M1/L0/L1/H0 internal
// control registers bit have to be enabled. The bits are in Device emulation registers.
   DevEmuRegs.M0RAMDFT = 0x0300;
   DevEmuRegs.M1RAMDFT = 0x0300;
   DevEmuRegs.L0RAMDFT = 0x0300;
   DevEmuRegs.L1RAMDFT = 0x0300;
   DevEmuRegs.H0RAMDFT = 0x0300;

对于TMS320F2812来说，应该屏蔽这段代码，因为这段代码指向的地址为reserved，不再可用。