我们来检测一个信号上升边沿或者下降边缘的到来,可以用此小模块:
/*
edge_det edge_det(
.clk(),
.sig(),
.pos(),
.neg()
);
*/
module edge_det(
input clk,sig,
output reg pos,neg
);
reg [2:0]r ;
always @ (posedge clk) r[2:0] <= {r[1:0] ,sig};
always @ (posedge clk) pos <= r[2:1] == 2'b01;
always @ (posedge clk) neg <= r[2:1] == 2'b10;
endmodule
这个根本也不需要进行仿真。
SYSCLK.TAOBAO.COM 欢迎你