超级会员免费看
本文详细介绍了USB3.0的PIPE接口，包括其在PCI Express和USB 3.0架构中的应用，5.0 GT/s串行数据传输速率支持，8b/10b编码，以及PHY接口的关键特性，如数据和时钟恢复，接收器检测等。同时，讨论了PHY与MAC之间的接口，提供了多种配置以适应不同信号速率。此外，还概述了电源管理在USB SuperSpeed模式下的四个状态：P0，P1，P2和P3，并强调了在不同状态间转换时的管理策略。
1. introduction
PHY Interface for the PCI Express and USB 3.0 Architectures
USB SuperSpeed PHY Layer
The USB SuperSpeed PHY Layer handles the low level USB SuperSpeed protocol and signaling.
This includes features such as; data serialization and de-serialization, 8b/10b encoding, analog
buffers, elastic buffers and receiver detection. The primary focus of this block is to shift the clock
domain of the data from the USB SuperSpeed rate to one that is compatible with the general logic
in the ASIC.
Some key features of the USB SuperSpeed PHY are:
• Standard PHY interface en
订阅专栏 解锁全文
扫一扫
1229
被折叠的 条评论
为什么被折叠?
到【灌水乐园】发言
