论文阅读——Advancing Plain Vision Transformer Towards Remote Sensing Foundation Model

论文:Advancing Plain Vision Transformer Towards Remote Sensing Foundation Model

MAE方式预训练,微调

1、MAE预训练用了两个骨干网:ViT  and ViTAE

ViTAE将诸如来自卷积的局部性之类的感应偏置与全自注意层结合在一起,即,将并行卷积分支(PCM)与MHSA层一起使用。它在预训练过程中使用PCM中核大小为1×1的卷积,以避免误导性的归纳偏差,因为MAE中的随机掩蔽策略打破了空间关系。然后,当对特定的下游任务进行微调时,内核大小被填充到3×3。假设第i个卷积层的预训练中的权重为(忽略信道空间),填充内核实现如下

其中θ是MAE期间的学习值,α初始化为0,并且在微调期间是可学习的。

ViTAE模块结构如下,在补丁嵌入层之后添加cos位置编码,以在ViTAE中包含位置信息(为了简单起见,图3未显示):

2、加RVSA微调

VSA(Varied-size window attention):

RVSA(Rotated Varied-Size Attention):

为了适应遥感图像目标方向比自然图像变化多的特点,RVSA在VSA基础上加了一个窗口旋转角度。

加入RVSA前后的模型结构比较:

预训练和微调整体框架:

可视化产生的窗口:

一些实验结果:

  • 9
    点赞
  • 5
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
设计一个多功能数字时钟 verilog ,具有计时,秒表,时钟三个功能的,同时使用6个7段数码管进行显示,有三个按键输入,三个LED显示当前模式,可以对时钟模式进行的数字进行修改这是怎么进行修改的说明First we will finish the clock we started working on in assignment #1. Here is the complete specification. The time is to be displayed on the 7-segment displays (hours, minutes and seconds, in 24-hour format). The buttons perform the following functions. KEY2 Set the time KEY1 Up KEY0 Down Specifically, if KEY2 is pressed for one second or longer, the seconds digits will flash at a rate of 2 Hz with a duty cycle of 80%, and the time stops advancing. Another press (however short) of KEY2 will cause only the minutes digits to flash, and yet another press will cause only the hours digits to flash, and one more press will cause the clock to return to normal, with the time starting to advance again. If some digits are flashing then the Up and Down keys (KEY1 and KEY0) can be used to increment and decrement their combined value. If one of these keys is pressed for less than half a second, the value should increment or decrement by unity. If pressed for 1 longer than half a second then the value should change rapidly, at a rate of ten numbers per second (in other words, changing by one unit once per 1/10 of a second). (The IFAdvance module from assignment #1 can be used to achieve this behaviour.),以下是部分模块的开头module Clock ( input clk , mode , inc , dec , output [4:0] hours , output [5:0] mins , secs , output [2:0] blank ); // ... endmodule module StopWatch ( input clk , reset , startStop , output [5:0] mins , secs , output [6:0] hundredths ); // ... endmodule module CountdownTimer ( input clk , reset , inc , startStop , output [4:0] hours , output [5:0] mins , secs , output buzzer ); // ... endmodule module Display ( input [7:0] num2 , num1 , num0 , input [2:0] blank , output [6:0] HEX5 , HEX4 , HEX3 , HEX2 , HEX1 , HEX0 ); // ... endmodule
05-24

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值