XST - "WARNING: Xst:766 - file_name (Line #). Generating a Black Box for component <component_name>"

转自:http://blog.sina.com.cn/s/blog_67be66e30100ra0u.html

用Xilinx ISE综合使用了IP核的设计,弹出警告错误

AR #29792 - XST - "WARNING:Xst:2211 - "file_name" line #: Instantiating black box module <module_name>"

该警告可无视,如想消除,见下

Description

Keywords: VHDL, EDIF, EDF, EDN, NGO, NGC

When a "black box" is instantiated, the following warning occurs:

"WARNING: Xst:766 - file_name (Line #). Generating a Black Box for component <component_name>."

Solution

A black box is any instantiated component that is not represented by HDL code, but rather by another netlist format. Synthesis tools will generally report some kind of warning when a black box (an instantiated component with no associated VHDL code) is detected.

Examples of black boxes include:
- CORE Generator modules
- Instantiated EDIF files
- Instantiated primitives

If you are instantiating a component that is represented by something other than HDL code, no response to the warning message is needed. If your intent was not to instantiate a black box, check your component declaration and instantiation to ensure that the component is properly represented by HDL code.

To avoid "black box" warning messages, add the following lines to your HDL code:

VHDL:

architecture <architecture_name>
:

attribute box_type : string;
attribute box_type of <component_name> : component is "black_box";
:

begin

Verilog:

//synthesis attribute box_type <module_name> "black_box"

 

参考

http://www.xilinx.com/support/answers/29792.htm

http://www.xilinx.com/support/answers/9838.htm


  • 0
    点赞
  • 1
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值