Verilog实现快递柜

最新推荐文章于 2022-01-12 08:30:00 发布
最新推荐文章于 2022-01-12 08:30:00 发布
阅读量2k 收藏 43
点赞数 10
分类专栏： 数字逻辑设计实验 文章标签： FPGA Verilog 计算机 硬件
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
本文链接：https://blog.csdn.net/weixin_44465434/article/details/103459633
版权

FPGA这东西就是个玄学。这个实验做了这么久，不想让它被遗忘，在此做一下记录，让它变得有价值起来。

Verilog实现快递柜 —— 实验六记录

实验描述

在这里插入图片描述
在这里插入图片描述
在这里插入图片描述
在这里插入图片描述
在这里插入图片描述

实验分析

状态转换图及状态定义
状态转换表

  1. 打开vivado
  2. 新建工程
  3. 新建三个design文件，采用如下命名方式
  4. 添加约束文件
  5. 烧上FPGA板子吧

express.v

`timescale 1ns / 1ps
//
// Company: 
// Engineer: Deadpool
// 
// Create Date: 2019/12/04 15:23:53
// Design Name: 
// Module Name: express
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//


module express(clk, X1, X2, X3, X4, password, boxes_len, segs0, segs1, len);
    input wire clk;
    input wire X1;   //确认
    input wire X2;   //存包
    input wire X3;   //取包
    input wire X4;   //输入
    input wire[15:0] password;         //密码
    output wire[15:0] boxes_len;       //LED使能
    output wire[7:0] segs0;
    output wire[7:0] segs1;
    output wire[7:0] len;
    
    wire Y1;  //快递箱是否满，初始为空
    wire Y2;  //密码是否正确，初始未知
    wire Y3;  //快递箱是否空，初始为空

	//reg[15:0] store_slice[15:0];//密码寄存器组
    parameter S0 = 3'b000;  //初始状态
    parameter S1 = 3'b001;  //存放待确认状态
    parameter S2 = 3'b010;  //取出待输入密码状态
    parameter S3 = 3'b011;  //输入带平定状态
    parameter S4 = 3'b100;  //密码正确状态
	parameter S5 = 3'b101;	//密码错误状态

    reg[2:0] current_state = S0; //系统初始现态为S0状态
    reg[2:0] next_state = S0;    //系统初始现态为S0状态
	reg[31:0] wait_time = 0;
    //reg[15:0] boxes = 16'hffff;        //箱子状态 0为满， 1 为空
	//箱子初始为全空
	//reg[4:0] boxes_counter; //箱子个数计数器

    //reg[3:0] four_bit;
    //reg[7:0] eight_bit; 
    //8'd16 ~ 8'hff 和 0 ~ 15 随机数生成模块
    //random U1(clk,four_bit,eight_bit);

    
    //状态转移模块
    always @(posedge clk) begin
        current_state <= next_state;
    end
    
    //状态处理模块
	stateprocessing U(clk, current_state, password, boxes_len, Y1, Y2, Y3, len, segs0, segs1);
    //组合逻辑模块
    always @(posedge clk) begin
        //先判断快递箱是否装满

        case({X1,X2,X3,X4,current_state})
        {4'b1000,S0}:
        begin
            next_state = S0;
        end
        {4'b1000,S1}:
        begin
            next_state = S0;
        end
        {4'b1000,S2}:
        begin
            next_state = S2;
        end
        {4'b1000,S4}:
        begin
            next_state = S0;
        end
		{4'b1000,S5}:
        begin
            next_state = S0;
        end
        {4'b0100,S0}:
        begin
            if(Y1 == 1)
                next_state = S0;
            else begin
                next_state = S1;
            end
        end
        {4'b0100,S1}:
        begin
            next_state = S1; 
        end
        {4'b0100,S2}:
        begin
            next_state = S2;
        end
        {4'b0100,S4}:
        begin
            next_state = S4;
        end
		{4'b0100,S5}:
        begin
            next_state = S5;
        end
        {4'b0010,S0}:
        begin
            if (Y3 == 1) begin
                next_state = S0;
            end
            else begin
                next_state = S2;
            end
        end
        {4'b0010,S1}:
        begin
            next_state = S1;
        end
        {4'b0010,S2}:
        begin
            next_state = S2;
        end
        {4'b0010,S4}:
        begin
            next_state = S4;
        end
		{4'b0010,S5}:
        begin
            next_state = S5;
        end
        {4'b0001,S0}:
        begin
            next_state = S0;
        end
        {4'b0001,S1}:
        begin
            next_state = S1;
        end
        {4'b0001,S2}:
        begin
            next_state = S3;
        end
        {4'b0001,S4}:
        begin
            next_state = S4;
        end
		{4'b0001,S5}:
        begin
            next_state = S5;
        end
		
		{4'b0000,S3}:
		begin
			if(Y2 == 1) begin
				if(wait_time == 32'd100000000) begin
					next_state = S4;
				end
				else begin
					next_state = S3;
					wait_time = wait_time + 1;
				end
			end
			else begin
				next_state = S5;
			end
		end
        default:
            next_state = current_state;
        endcase
    end
    
endmodule

stateprocessing.v

`timescale 1ns / 1ps
//
// Company: 
// Engineer: Deadpool
// 
// Create Date: 2019/12/04 20:52:21
// Design Name: 
// Module Name: stateprocessing
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//


module stateprocessing(clk, current_state, password, boxes_len, Y1, Y2, Y3, len, segs0, segs1);
	input wire clk;
	
	input wire[2:0] current_state;			//系统现态
	input wire[15:0] password;			//状态S2时，输入的密码
	
	
	output reg[15:0] boxes_len;			//LED亮灯状态
	output reg Y1;							//快递箱是否满
	output reg Y2;							//密码是否正确
	output reg Y3;							//快递箱是否空
	
	reg[15:0] store_slice[15:0];	//密码寄存器组    //别写反了，不然够的受
	reg[15:0] boxes = 16'hffff;				//箱子状态
	reg[4:0] boxes_counter = 5'd16;		//空闲箱子计数器

	
	
	reg[7:0] password_bit1;
	reg[7:0] password_bit2;
	reg[7:0] password_bit3;
	reg[7:0] password_bit4;
	reg[3:0] box_open;
	reg[31:0] blink_counter = 0;			//灯光闪烁计数器
    reg blink_len = 1;                      //闪烁开关控制器
	parameter S0 = 3'b000;  //初始状态
    parameter S1 = 3'b001;  //存放待确认状态
    parameter S2 = 3'b010;  //取出待输入密码状态
    parameter S3 = 3'b011;  //输入带平定状态
    parameter S4 = 3'b100;  //密码正确状态
	parameter S5 = 3'b101;	//密码错误状态
    //定义数码管显示数字
    parameter zero = 8'b11111100;
    parameter one = 8'b01100000;
    parameter two = 8'b11011010;
    parameter three = 8'b11110010;
    parameter four = 8'b01100110; 
    parameter five = 8'b10110110;
    parameter six = 8'b10111110; 
    parameter seven = 8'b11100000;
    parameter eight = 8'b11111110; 
    parameter nine = 8'b11100110; 
    parameter ten = 8'b11101110;
    parameter eleven = 8'b00111110;
    parameter twelve = 8'b00011010; 
    parameter thirteen = 8'b01111010; 
    parameter fourteen = 8'b10011110;
    parameter fifteen = 8'b10001110; 

    parameter en0 = 8'b10000000;
    parameter en1 = 8'b01000000;
    parameter en2 = 8'b00100000;
    parameter en3 = 8'b00010000;
    parameter en4 = 8'b00001000;
    parameter en5 = 8'b00000100;
    parameter en6 = 8'b00000010;
    parameter en7 = 8'b00000001;
    parameter enoff = 8'b00000000;

	reg clk2 = 1;
	reg[31:0] timer_counter = 0;
	wire[3:0] four_bit_random; 	//随机箱号
	wire[7:0] four_bit_random1;		//箱号第一位
	wire[7:0] four_bit_random2;	//箱号第二位
	reg[7:0] four_bit_random_digital1;	//存储箱号第一位数字
	reg[7:0] four_bit_random_digital2;	//存储箱号第二位数字
	reg[3:0] pos;                  //随机箱号位置记录
	reg save_flag = 0;				//存箱标志位，如果为0则不能存，如果为1则能存
	reg get_flag = 0;              //取得标志位，如果为0则不能取，如果为1则能取
	//随机密码显示
	
	wire[7:0] random_password_bit1;		//第一位
	wire[7:0] random_password_bit2;		//第二位
	wire[7:0] random_password_bit3;		//第三位
	wire[7:0] random_password_bit4;		//第四位
	wire[3:0] sixteen_four_bit1;
	wire[3:0] sixteen_four_bit2;
	wire[3:0] sixteen_four_bit3;
	wire[3:0] sixteen_four_bit4;
	
	reg[7:0] random_password_bit1_digital;		//存储密码第一位显示
	reg[7:0] random_password_bit2_digital;		//存储密码第二位显示
	reg[7:0] random_password_bit3_digital;		//存储密码第三位显示
	reg[7:0] random_password_bit4_digital;		//存储密码第四位显示
	reg[3:0] sixteen_four_bit1_digital;			//存储密码第一位十六进制
	reg[3:0] sixteen_four_bit2_digital;			//存储密码第二位十六进制
	reg[3:0] sixteen_four_bit3_digital;			//存储密码第三位十六进制
	reg[3:0] sixteen_four_bit4_digital;			//存储密码第四位十六进制
	
	random U(clk, boxes, four_bit_random,four_bit_random1,four_bit_random2,sixteen_four_bit1,sixteen_four_bit2,sixteen_four_bit3,sixteen_four_bit4,random_password_bit1,random_password_bit2,random_password_bit3,random_password_bit4);	

   

	initial begin
	   Y1 = 1'b0;  //快递箱是否满，初始为空
       Y2 = 1'b1;  //密码是否正确，初始未知
       Y3 = 1'b1;  //快递箱是否空，初始为空
       segs0 = zero;
       segs1 = zero;
	end
	//为Y1，Y3赋值
	always @(posedge clk) begin
		if(boxes_counter == 5'd0)
		begin
			Y1 <= 1;
			Y3 <= 0;
		end
		
		else if(boxes_counter == 5'd16)
		begin
			Y1 <= 0;
			Y3 <= 1;
		end
		
		else
		begin
			Y1 <= 0;
			Y3 <= 0;
		end
	end
	//分频
	always@(posedge clk)
	begin
	   if(timer_counter == 32'd49999)
	   begin
	       timer_counter <= 0;
	       clk2 =~clk2;
	   end
	   else begin
	       timer_counter <= timer_counter + 1;
	   end
	end
	//计数器
    always @(posedge clk2) begin
    	if (counter == 3'b111) begin
    		counter <= 0;
    	end
    	else begin
    		counter <= counter + 1;
    	end
    end

    //数码管显示
    always @(posedge clk) begin
    	case(counter)
    	3'b000:begin
			len = len0;
			segs0 = digital0;	    		
    	end
    	3'b001:begin
    		len = len1;
			segs0 = digital1;
    	end
    	3'b010:begin
    		len = len2;
			segs0 = digital2;
    	end
    	3'b011:begin
    		len = len3;
			segs0 = digital3;
    	end
    	3'b100:begin
    		len = len4;
			segs1 = digital4;
    	end
    	3'b101:begin
    		len = len5;
			segs1 = digital5;
    	end
    	3'b110:begin
    		len = len6;
			segs1 = digital6;
    	end
    	3'b111:begin
    		len = len7;
			segs1 = digital7;
    	end
    	endcase
    end

    //现态改变，才进行该always模块
	always @(posedge clk) begin
		if (current_state == S0) begin
			save_flag = 1;                   //可以进行存包操作
			get_flag = 1;                    //可以进行取包操作
			
			len0 = en0;
			digital0 = zero;
			
			len1 = en1;
			digital1 = five;
			
			len2 = en2;
			digital2 = one;

			len3 = en3;
			digital3 = six;

			len4 = enoff;
			len5 = enoff;
			
			//判断箱子数boxes_counter
			if (boxes_counter == 5'd0)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = zero;
			end
			
			else if(boxes_counter == 5'd1)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = one;
			end
			
			else if(boxes_counter == 5'd2)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = two;
			end
			
			else if(boxes_counter == 5'd3)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = three;
			end
			
			else if(boxes_counter == 5'd4)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = four;
			end
			
			else if(boxes_counter == 5'd5)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = five;
			end
			
			else if(boxes_counter == 5'd6)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = six;
			end
			
			else if(boxes_counter == 5'd7)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = seven;
			end
			
			else if(boxes_counter == 5'd8)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = eight;
			end
			
			else if(boxes_counter == 5'd9)begin
				len6 = en6;
				digital6 = zero;
				
				len7 = en7;
				digital7 = nine;
			end
			
			else if(boxes_counter == 5'd10)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = zero;
			end
			
			else if(boxes_counter == 5'd11)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = one;
			end
			
			else if(boxes_counter == 5'd12)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = two;
			end
			
			else if(boxes_counter == 5'd13)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = three;
			end
			
			else if(boxes_counter == 5'd14)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = four;
			end
			
			else if(boxes_counter == 5'd15)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = five;
			end
			
			else if(boxes_counter == 5'd16)begin
				len6 = en6;
				digital6 = one;
				
				len7 = en7;
				digital7 = six;
			end
			
			else begin
				len6 = en6;
				digital6 = fifteen;
				len7 = en7;
				digital7 = fifteen;
			end
			//LED亮灯使能 -> 就是boxes的状态
			boxes_len = boxes;
		end

		else if (current_state == S1) begin 
			if(save_flag == 1)
			begin
				pos = four_bit_random;
				sixteen_four_bit1_digital = sixteen_four_bit1;			//存储密码第一位十六进制
				sixteen_four_bit2_digital = sixteen_four_bit2;			//存储密码第二位十六进制
				sixteen_four_bit3_digital = sixteen_four_bit3; 			//存储密码第三位十六进制
				sixteen_four_bit4_digital = sixteen_four_bit4;			//存储密码第四位十六进制
				//four_bit_random_digital1 = four_bit_random1;
				//four_bit_random_digital2 = four_bit_random2;
				//random_password_bit1_digital = random_password_bit1;		//存储密码第一位显示
				//random_password_bit2_digital = random_password_bit2;		//存储密码第二位显示
				//random_password_bit3_digital = random_password_bit3;		//存储密码第三位显示
				//random_password_bit4_digital = random_password_bit4;		//存储密码第四位显示
				
				
				//随机箱子生成
				boxes[pos]  =  0;			//存放，箱子状态置零
				boxes_counter = boxes_counter - 1;		//空闲箱子数 -1
					
				/*len0 = en0;
				digital0 = four_bit_random_digital1;
					
				len1 = en1;
				digital1 = four_bit_random_digital2;
				
				len2 = enoff;
				len3 = enoff;
				
				//随机密码生成	
				len4 = en4;
				digital4 = random_password_bit1_digital;

				len5 = en5;
				digital5 = random_password_bit2_digital;
				
				len6 = en6;
				digital6 = random_password_bit3_digital;
				
				len7 = en7;
				digital7 = random_password_bit4_digital;*/
				
				store_slice[pos][15:12] = sixteen_four_bit1_digital;
				store_slice[pos][11:8] = sixteen_four_bit2_digital;
				store_slice[pos][7:4] = sixteen_four_bit3_digital;
				store_slice[pos][3:0] = sixteen_four_bit4_digital;
				//LED亮灯使能 -> 就是boxes[four_bit_random]的状态
				//boxes_len = 16'h0000;
				//boxes_len[pos] = 1;
				//boxes_len <= boxes;
				//boxes_len[boxes_counter] = 1;
				save_flag = 0;
			end
			else begin
			    len0 = en0;
				digital0 = four_bit_random_digital1;
					
				len1 = en1;
				digital1 = four_bit_random_digital2;
				
				len2 = enoff;
				len3 = enoff;
				
				//随机密码生成	
				len4 = en4;
				digital4 = random_password_bit1_digital;

				len5 = en5;
				digital5 = random_password_bit2_digital;
				
				len6 = en6;
				digital6 = random_password_bit3_digital;
				
				len7 = en7;
				digital7 = random_password_bit4_digital;
			    boxes_len = 16'h0000;
				//boxes_len[pos] = 1;
				//boxes_len <= boxes;
				boxes_len[pos]  =  1;
			end
		end

		else if (current_state == S2) begin
			len0 = enoff;
			len1 = enoff;
			len2 = enoff;
			len3 = enoff;
			len4 = enoff;
			len5 = enoff;
			len6 = enoff;
			len7 = enoff;
			boxes_len = 16'h0000;
		end

		else if (current_state == S3) begin
			len0 = enoff;
			len1 = enoff;
			len2 = enoff;
			len3 = enoff;
			len4 = en4;
			digital4 = password_bit1;
			len5 = en5;
			digital5 = password_bit2;
			len6 = en6;
			digital6 = password_bit3;
			len7 = en7;
			digital7 = password_bit4;
			
			if(store_slice[0][15:12] == password[15:12] && store_slice[0][11:8] == password[11:8] && store_slice[0][7:4] == password[7:4] && store_slice[0][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 0;
			end
			else if(store_slice[1][15:12] == password[15:12] && store_slice[1][11:8] == password[11:8] && store_slice[1][7:4] == password[7:4] && store_slice[1][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 1;
			end
			else if(store_slice[2][15:12] == password[15:12] && store_slice[2][11:8] == password[11:8] && store_slice[2][7:4] == password[7:4] && store_slice[2][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 2;
			end
			else if(store_slice[3][15:12] == password[15:12] && store_slice[3][11:8] == password[11:8] && store_slice[3][7:4] == password[7:4] && store_slice[3][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 3;
			end
			else if(store_slice[4][15:12] == password[15:12] && store_slice[4][11:8] == password[11:8] && store_slice[4][7:4] == password[7:4] && store_slice[4][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 4;
			end
			else if(store_slice[5][15:12] == password[15:12] && store_slice[5][11:8] == password[11:8] && store_slice[5][7:4] == password[7:4] && store_slice[5][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 5;
			end
			else if(store_slice[6][15:12] == password[15:12] && store_slice[6][11:8] == password[11:8] && store_slice[6][7:4] == password[7:4] && store_slice[6][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 6;
			end
			else if(store_slice[7][15:12] == password[15:12] && store_slice[7][11:8] == password[11:8] && store_slice[7][7:4] == password[7:4] && store_slice[7][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 7;
			end
			else if(store_slice[8][15:12] == password[15:12] && store_slice[8][11:8] == password[11:8] && store_slice[8][7:4] == password[7:4] && store_slice[8][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 8;
			end
			else if(store_slice[9][15:12] == password[15:12] && store_slice[9][11:8] == password[11:8] && store_slice[9][7:4] == password[7:4] && store_slice[9][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 9;
			end
			else if(store_slice[10][15:12] == password[15:12] && store_slice[10][11:8] == password[11:8] && store_slice[10][7:4] == password[7:4] && store_slice[10][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 10;
			end
			else if(store_slice[11][15:12] == password[15:12] && store_slice[11][11:8] == password[11:8] && store_slice[11][7:4] == password[7:4] && store_slice[11][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 11;
			end
			else if(store_slice[12][15:12] == password[15:12] && store_slice[12][11:8] == password[11:8] && store_slice[12][7:4] == password[7:4] && store_slice[12][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 12;
			end
			else if(store_slice[13][15:12] == password[15:12] && store_slice[13][11:8] == password[11:8] && store_slice[13][7:4] == password[7:4] && store_slice[13][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 13;
			end
			else if(store_slice[14][15:12] == password[15:12] && store_slice[14][11:8] == password[11:8] && store_slice[14][7:4] == password[7:4] && store_slice[14][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 14;
			end
			else if(store_slice[15][15:12] == password[15:12] && store_slice[15][11:8] == password[11:8] && store_slice[15][7:4] == password[7:4] && store_slice[15][3:0] == password[3:0]) begin
				Y2 = 1;
				box_open = 15;
			end
			
			else begin
				Y2 = 0;
			end
			
			
		end

		else if (current_state == S4) begin
		    if (get_flag == 1)
		    begin
                boxes_counter = boxes_counter + 1;
                store_slice[box_open] = 16'h0000;
                boxes[box_open] = 1;
				get_flag = 0;
				boxes_len = 16'h0000;               //清零
				boxes_len[box_open] = 1;    //亮
            end
            //待添加闪烁功能
            else begin
				if(blink_counter == 32'd49999999) begin
					boxes_len[box_open] = ~(boxes_len[box_open]);
					blink_counter = 0;
				end
				else begin
					blink_counter = blink_counter + 1;
				end
			end
		end
		
		else begin
			len0 = en0;
			digital0 = eight;
			
			len1 = en1;
			digital1 = eight;
			
			len2 = en2;
			digital2 = eight;
			
			len3 = en3;
			digital3 = eight;
			
			len4 = en4;
			digital4 = eight;
			
			len5 = en5;
			digital5 = eight;
			
			len6 = en6;
			digital6 = eight;
			
			len7 = en7;
			digital7 = eight;
			
			boxes_len = 16'hffff;
		end

	end
	//灯光闪烁
	/*always@(posedge clk) begin
		if(blink_counter == 32'd100000) begin
			if(boxes_len[box_open] == 1) begin
				blink_len = 0;
			end
			else begin
				blink_len = 1;
			end
			blink_counter <= 0;
		end
		else begin
			blink_counter <= blink_counter + 1;
		end
	end*/
	//password转化
	always@(posedge clk) begin
		case(password[15:12])
		4'h0:begin password_bit1 = zero; end
		4'h1:begin password_bit1 = one; end
		4'h2:begin password_bit1 = two; end
		4'h3:begin password_bit1 = three; end
		4'h4:begin password_bit1 = four; end
		4'h5:begin password_bit1 = five; end
		4'h6:begin password_bit1 = six; end
		4'h7:begin password_bit1 = seven; end
		4'h8:begin password_bit1 = eight; end
		4'h9:begin password_bit1 = nine; end
		4'ha:begin password_bit1 = ten; end
		4'hb:begin password_bit1 = eleven; end
		4'hc:begin password_bit1 = twelve; end
		4'hd:begin password_bit1 = thirteen; end
		4'he:begin password_bit1 = fourteen; end
		4'hf:begin password_bit1 = fifteen; end
		default:
			password_bit1 = zero;
		endcase
		
		case(password[11:8])
		4'h0:begin password_bit2 = zero; end
		4'h1:begin password_bit2 = one; end
		4'h2:begin password_bit2 = two; end
		4'h3:begin password_bit2 = three; end
		4'h4:begin password_bit2 = four; end
		4'h5:begin password_bit2 = five; end
		4'h6:begin password_bit2 = six; end
		4'h7:begin password_bit2 = seven; end
		4'h8:begin password_bit2 = eight; end
		4'h9:begin password_bit2 = nine; end
		4'ha:begin password_bit2 = ten; end
		4'hb:begin password_bit2 = eleven; end
		4'hc:begin password_bit2 = twelve; end
		4'hd:begin password_bit2 = thirteen; end
		4'he:begin password_bit2 = fourteen; end
		4'hf:begin password_bit2 = fifteen; end
		default:
			password_bit2 = zero;
		endcase
		
		case(password[7:4])
		4'h0:begin password_bit3 = zero; end
		4'h1:begin password_bit3 = one; end
		4'h2:begin password_bit3 = two; end
		4'h3:begin password_bit3 = three; end
		4'h4:begin password_bit3 = four; end
		4'h5:begin password_bit3 = five; end
		4'h6:begin password_bit3 = six; end
		4'h7:begin password_bit3 = seven; end
		4'h8:begin password_bit3 = eight; end
		4'h9:begin password_bit3 = nine; end
		4'ha:begin password_bit3 = ten; end
		4'hb:begin password_bit3 = eleven; end
		4'hc:begin password_bit3 = twelve; end
		4'hd:begin password_bit3 = thirteen; end
		4'he:begin password_bit3 = fourteen; end
		4'hf:begin password_bit3 = fifteen; end
		default:
			password_bit3 = zero;
		endcase
		
		case(password[3:0])
		4'h0:begin password_bit4 = zero; end
		4'h1:begin password_bit4 = one; end
		4'h2:begin password_bit4 = two; end
		4'h3:begin password_bit4 = three; end
		4'h4:begin password_bit4 = four; end
		4'h5:begin password_bit4 = five; end
		4'h6:begin password_bit4 = six; end
		4'h7:begin password_bit4 = seven; end
		4'h8:begin password_bit4 = eight; end
		4'h9:begin password_bit4 = nine; end
		4'ha:begin password_bit4 = ten; end
		4'hb:begin password_bit4 = eleven; end
		4'hc:begin password_bit4 = twelve; end
		4'hd:begin password_bit4 = thirteen; end
		4'he:begin password_bit4 = fourteen; end
		4'hf:begin password_bit4 = fifteen; end
		default:
			password_bit4 = zero;
		endcase
	end
	//随机箱号显示
	always@(posedge clk) begin
	   case (pos)
		4'h0:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = one;
		end
		4'h1:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = two;
		end
		4'h2:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = three;
		end
		4'h3:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = four;
		end
		4'h4:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = five;
		end
		4'h5:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = six;
		end
		4'h6:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = seven;
		end
		4'h7:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = eight;
		end
		4'h8:
		begin
			four_bit_random_digital1 = zero;
			four_bit_random_digital2 = nine;
		end
		4'h9:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = zero;
		end
		4'ha:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = one;
		end
		4'hb:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = two;
		end
		4'hc:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = three;
		end
		4'hd:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = four;
		end
		4'he:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = five;
		end
		4'hf:
		begin
			four_bit_random_digital1 = one;
			four_bit_random_digital2 = six;
		end
		
		default:
		begin
			four_bit_random_digital1 <= zero;
			four_bit_random_digital2 <= zero;
		end
		endcase
	end
	//随机密码显示
	always @(posedge clk) begin
		case (sixteen_four_bit1_digital)
		4'h0:begin random_password_bit1_digital <= zero; end
		4'h1:begin random_password_bit1_digital <= one; end
		4'h2:begin random_password_bit1_digital <= two; end
		4'h3:begin random_password_bit1_digital <= three; end
		4'h4:begin random_password_bit1_digital <= four; end
		4'h5:begin random_password_bit1_digital <= five; end
		4'h6:begin random_password_bit1_digital <= six; end
		4'h7:begin random_password_bit1_digital <= seven; end
		4'h8:begin random_password_bit1_digital <= eight; end
		4'h9:begin random_password_bit1_digital <= nine; end
		4'ha:begin random_password_bit1_digital <= ten; end
		4'hb:begin random_password_bit1_digital <= eleven; end
		4'hc:begin random_password_bit1_digital <= twelve; end
		4'hd:begin random_password_bit1_digital <= thirteen; end
		4'he:begin random_password_bit1_digital <= fourteen; end
		4'hf:begin random_password_bit1_digital <= fifteen; end
		default:
			random_password_bit1_digital <= zero;
		endcase
	end
	
	always @(posedge clk) begin
		case (sixteen_four_bit2_digital)
		4'h0:begin random_password_bit2_digital <= zero; end
		4'h1:begin random_password_bit2_digital <= one; end
		4'h2:begin random_password_bit2_digital <= two; end
		4'h3:begin random_password_bit2_digital <= three; end
		4'h4:begin random_password_bit2_digital <= four; end
		4'h5:begin random_password_bit2_digital <= five; end
		4'h6:begin random_password_bit2_digital <= six; end
		4'h7:begin random_password_bit2_digital <= seven; end
		4'h8:begin random_password_bit2_digital <= eight; end
		4'h9:begin random_password_bit2_digital <= nine; end
		4'ha:begin random_password_bit2_digital <= ten; end
		4'hb:begin random_password_bit2_digital <= eleven; end
		4'hc:begin random_password_bit2_digital <= twelve; end
		4'hd:begin random_password_bit2_digital <= thirteen; end
		4'he:begin random_password_bit2_digital <= fourteen; end
		4'hf:begin random_password_bit2_digital <= fifteen; end
		default:
			random_password_bit2_digital <= zero;
		endcase
	end
	
	always @(posedge clk) begin
		case (sixteen_four_bit3_digital)
		4'h0:begin random_password_bit3_digital <= zero; end
		4'h1:begin random_password_bit3_digital <= one; end
		4'h2:begin random_password_bit3_digital <= two; end
		4'h3:begin random_password_bit3_digital <= three; end
		4'h4:begin random_password_bit3_digital <= four; end
		4'h5:begin random_password_bit3_digital <= five; end
		4'h6:begin random_password_bit3_digital <= six; end
		4'h7:begin random_password_bit3_digital <= seven; end
		4'h8:begin random_password_bit3_digital <= eight; end
		4'h9:begin random_password_bit3_digital <= nine; end
		4'ha:begin random_password_bit3_digital <= ten; end
		4'hb:begin random_password_bit3_digital <= eleven; end
		4'hc:begin random_password_bit3_digital <= twelve; end
		4'hd:begin random_password_bit3_digital <= thirteen; end
		4'he:begin random_password_bit3_digital <= fourteen; end
		4'hf:begin random_password_bit3_digital <= fifteen; end
		default:
			random_password_bit3_digital <= zero;
		endcase
	end
	
	always @(posedge clk) begin
		case (sixteen_four_bit4_digital)
		4'h0:begin random_password_bit4_digital <= zero; end
		4'h1:begin random_password_bit4_digital <= one; end
		4'h2:begin random_password_bit4_digital <= two; end
		4'h3:begin random_password_bit4_digital <= three; end
		4'h4:begin random_password_bit4_digital <= four; end
		4'h5:begin random_password_bit4_digital <= five; end
		4'h6:begin random_password_bit4_digital <= six; end
		4'h7:begin random_password_bit4_digital <= seven; end
		4'h8:begin random_password_bit4_digital <= eight; end
		4'h9:begin random_password_bit4_digital <= nine; end
		4'ha:begin random_password_bit4_digital <= ten; end
		4'hb:begin random_password_bit4_digital <= eleven; end
		4'hc:begin random_password_bit4_digital <= twelve; end
		4'hd:begin random_password_bit4_digital <= thirteen; end
		4'he:begin random_password_bit4_digital <= fourteen; end
		4'hf:begin random_password_bit4_digital <= fifteen; end
		default:
			random_password_bit4_digital <= zero;
		endcase
	end

endmodule

random.v

`timescale 1ns / 1ps
//
// Company: 
// Engineer: Deadpool
// 
// Create Date: 2019/12/04 20:31:08
// Design Name: 
// Module Name: random
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//


module random(clk, boxes, four_bit_random, four_bit_random1,four_bit_random2, sixteen_four_bit1,
	sixteen_four_bit2,sixteen_four_bit3,sixteen_four_bit4,password_bit1,password_bit2,
	password_bit3,password_bit4);
	//定义数码管显示数字
    parameter zero = 8'b11111100;
    parameter one = 8'b01100000;
    parameter two = 8'b11011010;
    parameter three = 8'b11110010;
    parameter four = 8'b01100110; 
    parameter five = 8'b10110110;
    parameter six = 8'b10111110; 
    parameter seven = 8'b11100000;
    parameter eight = 8'b11111110; 
    parameter nine = 8'b11100110; 
    parameter ten = 8'b11101110;
    parameter eleven = 8'b00111110;
    parameter twelve = 8'b00011010; 
    parameter thirteen = 8'b01111010; 
    parameter fourteen = 8'b10011110;
    parameter fifteen = 8'b10001110; 
	
	input wire clk;
	input wire[15:0] boxes;					//箱子状态
	output reg[3:0] four_bit_random;		//生成4位随机数
	output reg[7:0] four_bit_random1;			//箱子随机数第一位
	output reg[7:0] four_bit_random2;		//箱子随机数第二位
	
	output reg[7:0] password_bit1;			//密码随机数第一位
	output reg[7:0] password_bit2;			//密码随机数第二位
	output reg[7:0] password_bit3;			//密码随机数第三位
	output reg[7:0] password_bit4;			//密码随机数第四位
	
	output reg[3:0] sixteen_four_bit1;
    output reg[3:0] sixteen_four_bit2;
	output reg[3:0] sixteen_four_bit3;
	output reg[3:0] sixteen_four_bit4;
	
	reg[3:0] four_bit = 0;
	
	reg clk2 = 1;                          //二分频
	reg clk3 = 1;                          //四分频
	reg clk4 = 1;                          //八分频
	
	initial begin
	   sixteen_four_bit1 = 0;
	   sixteen_four_bit2 = 0;
	   sixteen_four_bit3 = 0;
	   sixteen_four_bit4 = 0;
	end
	always @(posedge clk) begin
		clk2 =~ clk2;
	end
	always @(posedge clk2) begin
		clk3 =~ clk3;
	end
	always @(posedge clk3) begin
		clk4 =~ clk4;
	end
	
	
	
	
	always @(posedge clk) begin
		if (four_bit == 4'hf)
			four_bit <= 0;
		else begin
			four_bit <= four_bit + 1;		
		end	
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
		if(boxes[four_bit] == 0) begin
			four_bit <= four_bit + 1;
		end
		else begin
		    four_bit_random <= four_bit;
		end
		
	end

	always @(posedge clk) begin
		if (sixteen_four_bit4 == 4'hf) begin
			sixteen_four_bit4 = 0;
		end
		else begin
			sixteen_four_bit4 = sixteen_four_bit4 + 1;
		end
	end
	
	always @(posedge clk2) begin
		if (sixteen_four_bit3 == 4'hf) begin
			sixteen_four_bit3 = 0;
		end
		else begin
			sixteen_four_bit3 = sixteen_four_bit3 + 1;
		end
	end
	
	always @(posedge clk3) begin
		if (sixteen_four_bit2 == 4'hf) begin
			sixteen_four_bit2 = 0;
		end
		else begin
			sixteen_four_bit2 = sixteen_four_bit2 + 1;
		end
	end
	
	always @(posedge clk4) begin
		if (sixteen_four_bit1 == 4'hf) begin
			sixteen_four_bit1 = 0;
		end
		else begin
			sixteen_four_bit1 = sixteen_four_bit1 + 1;
		end
	end
	
	always @(posedge clk4) begin
		case (sixteen_four_bit1)
		4'h0:begin password_bit1 <= zero; end
		4'h1:begin password_bit1 <= one; end
		4'h2:begin password_bit1 <= two; end
		4'h3:begin password_bit1 <= three; end
		4'h4:begin password_bit1 <= four; end
		4'h5:begin password_bit1 <= five; end
		4'h6:begin password_bit1 <= six; end
		4'h7:begin password_bit1 <= seven; end
		4'h8:begin password_bit1 <= eight; end
		4'h9:begin password_bit1 <= nine; end
		4'ha:begin password_bit1 <= ten; end
		4'hb:begin password_bit1 <= eleven; end
		4'hc:begin password_bit1 <= twelve; end
		4'hd:begin password_bit1 <= thirteen; end
		4'he:begin password_bit1 <= fourteen; end
		4'hf:begin password_bit1 <= fifteen; end
		default:
			password_bit1 <= zero;
		endcase
	end
	
	always @(posedge clk3) begin
		case (sixteen_four_bit2)
		4'h0:begin password_bit2 <= zero; end
		4'h1:begin password_bit2 <= one; end
		4'h2:begin password_bit2 <= two; end
		4'h3:begin password_bit2 <= three; end
		4'h4:begin password_bit2 <= four; end
		4'h5:begin password_bit2 <= five; end
		4'h6:begin password_bit2 <= six; end
		4'h7:begin password_bit2 <= seven; end
		4'h8:begin password_bit2 <= eight; end
		4'h9:begin password_bit2 <= nine; end
		4'ha:begin password_bit2 <= ten; end
		4'hb:begin password_bit2 <= eleven; end
		4'hc:begin password_bit2 <= twelve; end
		4'hd:begin password_bit2 <= thirteen; end
		4'he:begin password_bit2 <= fourteen; end
		4'hf:begin password_bit2 <= fifteen; end
		default:
			password_bit2 <= zero;
		endcase
	end
	
	always @(posedge clk2) begin
		case (sixteen_four_bit3)
		4'h0:begin password_bit3 <= zero; end
		4'h1:begin password_bit3 <= one; end
		4'h2:begin password_bit3 <= two; end
		4'h3:begin password_bit3 <= three; end
		4'h4:begin password_bit3 <= four; end
		4'h5:begin password_bit3 <= five; end
		4'h6:begin password_bit3 <= six; end
		4'h7:begin password_bit3 <= seven; end
		4'h8:begin password_bit3 <= eight; end
		4'h9:begin password_bit3 <= nine; end
		4'ha:begin password_bit3 <= ten; end
		4'hb:begin password_bit3 <= eleven; end
		4'hc:begin password_bit3 <= twelve; end
		4'hd:begin password_bit3 <= thirteen; end
		4'he:begin password_bit3 <= fourteen; end
		4'hf:begin password_bit3 <= fifteen; end
		default:
			password_bit3 <= zero;
		endcase
	end
	
	always @(posedge clk) begin
		case (sixteen_four_bit4)
		4'h0:begin password_bit4 <= zero; end
		4'h1:begin password_bit4 <= one; end
		4'h2:begin password_bit4 <= two; end
		4'h3:begin password_bit4 <= three; end
		4'h4:begin password_bit4 <= four; end
		4'h5:begin password_bit4 <= five; end
		4'h6:begin password_bit4 <= six; end
		4'h7:begin password_bit4 <= seven; end
		4'h8:begin password_bit4 <= eight; end
		4'h9:begin password_bit4 <= nine; end
		4'ha:begin password_bit4 <= ten; end
		4'hb:begin password_bit4 <= eleven; end
		4'hc:begin password_bit4 <= twelve; end
		4'hd:begin password_bit4 <= thirteen; end
		4'he:begin password_bit4 <= fourteen; end
		4'hf:begin password_bit4 <= fifteen; end
		default:
			password_bit4 <= zero;
		endcase
	end
	
	always @(posedge clk) begin
		case (four_bit_random)
		4'h0:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= one;
		end
		4'h1:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= two;
		end
		4'h2:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= three;
		end
		4'h3:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= four;
		end
		4'h4:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= five;
		end
		4'h5:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= six;
		end
		4'h6:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= seven;
		end
		4'h7:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= eight;
		end
		4'h8:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= nine;
		end
		4'h9:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= zero;
		end
		4'ha:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= one;
		end
		4'hb:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= two;
		end
		4'hc:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= three;
		end
		4'hd:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= four;
		end
		4'he:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= five;
		end
		4'hf:
		begin
			four_bit_random1 <= one;
			four_bit_random2 <= six;
		end
		
		default:
		begin
			four_bit_random1 <= zero;
			four_bit_random2 <= zero;
		end
		endcase
	end
	

endmodule

约束文件

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]
set_property PACKAGE_PIN K3 [get_ports {boxes_len[0]}]
set_property PACKAGE_PIN M1 [get_ports {boxes_len[1]}]
set_property PACKAGE_PIN L1 [get_ports {boxes_len[2]}]
set_property PACKAGE_PIN K6 [get_ports {boxes_len[3]}]
set_property PACKAGE_PIN J5 [get_ports {boxes_len[4]}]
set_property PACKAGE_PIN H5 [get_ports {boxes_len[5]}]
set_property PACKAGE_PIN H6 [get_ports {boxes_len[6]}]
set_property PACKAGE_PIN K1 [get_ports {boxes_len[7]}]
set_property PACKAGE_PIN K2 [get_ports {boxes_len[8]}]
set_property PACKAGE_PIN J2 [get_ports {boxes_len[9]}]
set_property PACKAGE_PIN J3 [get_ports {boxes_len[10]}]
set_property PACKAGE_PIN H4 [get_ports {boxes_len[11]}]
set_property PACKAGE_PIN J4 [get_ports {boxes_len[12]}]
set_property PACKAGE_PIN G3 [get_ports {boxes_len[13]}]
set_property PACKAGE_PIN G4 [get_ports {boxes_len[14]}]
set_property PACKAGE_PIN F6 [get_ports {boxes_len[15]}]
set_property PACKAGE_PIN P17 [get_ports clk]
set_property PACKAGE_PIN G6 [get_ports {len[0]}]
set_property PACKAGE_PIN E1 [get_ports {len[1]}]
set_property PACKAGE_PIN F1 [get_ports {len[2]}]
set_property PACKAGE_PIN G1 [get_ports {len[3]}]
set_property PACKAGE_PIN H1 [get_ports {len[4]}]
set_property PACKAGE_PIN C1 [get_ports {len[5]}]
set_property PACKAGE_PIN C2 [get_ports {len[6]}]
set_property PACKAGE_PIN G2 [get_ports {len[7]}]
set_property PACKAGE_PIN T5 [get_ports {password[0]}]
set_property PACKAGE_PIN T3 [get_ports {password[1]}]
set_property PACKAGE_PIN R3 [get_ports {password[2]}]
set_property PACKAGE_PIN V4 [get_ports {password[3]}]
set_property PACKAGE_PIN V5 [get_ports {password[4]}]
set_property PACKAGE_PIN V2 [get_ports {password[5]}]
set_property PACKAGE_PIN U2 [get_ports {password[6]}]
set_property PACKAGE_PIN U3 [get_ports {password[7]}]
set_property PACKAGE_PIN R1 [get_ports {password[8]}]
set_property PACKAGE_PIN N4 [get_ports {password[9]}]
set_property PACKAGE_PIN M4 [get_ports {password[10]}]
set_property PACKAGE_PIN R2 [get_ports {password[11]}]
set_property PACKAGE_PIN P2 [get_ports {password[12]}]
set_property PACKAGE_PIN P3 [get_ports {password[13]}]
set_property PACKAGE_PIN P4 [get_ports {password[14]}]
set_property PACKAGE_PIN P5 [get_ports {password[15]}]
set_property PACKAGE_PIN D5 [get_ports {segs0[0]}]
set_property PACKAGE_PIN B2 [get_ports {segs0[1]}]
set_property PACKAGE_PIN B3 [get_ports {segs0[2]}]
set_property PACKAGE_PIN A1 [get_ports {segs0[3]}]
set_property PACKAGE_PIN B1 [get_ports {segs0[4]}]
set_property PACKAGE_PIN A3 [get_ports {segs0[5]}]
set_property PACKAGE_PIN A4 [get_ports {segs0[6]}]
set_property PACKAGE_PIN B4 [get_ports {segs0[7]}]
set_property PACKAGE_PIN H2 [get_ports {segs1[0]}]
set_property PACKAGE_PIN D2 [get_ports {segs1[1]}]
set_property PACKAGE_PIN E2 [get_ports {segs1[2]}]
set_property PACKAGE_PIN F3 [get_ports {segs1[3]}]
set_property PACKAGE_PIN F4 [get_ports {segs1[4]}]
set_property PACKAGE_PIN D3 [get_ports {segs1[5]}]
set_property PACKAGE_PIN E3 [get_ports {segs1[6]}]
set_property PACKAGE_PIN D4 [get_ports {segs1[7]}]
set_property PACKAGE_PIN U4 [get_ports X2]
set_property PACKAGE_PIN R17 [get_ports X3]
set_property PACKAGE_PIN R11 [get_ports X1]
set_property PACKAGE_PIN V1 [get_ports X4]


set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[0]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[1]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[2]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[3]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[4]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[5]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[6]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[7]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[8]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[9]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[10]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[11]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[12]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[13]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[14]}]
set_property IOSTANDARD LVCMOS33  [get_ports {boxes_len[15]}]
set_property IOSTANDARD LVCMOS33  [get_ports clk]
set_property IOSTANDARD LVCMOS33  [get_ports {len[0]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[1]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[2]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[3]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[4]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[5]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[6]}]
set_property IOSTANDARD LVCMOS33  [get_ports {len[7]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[0]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[1]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[2]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[3]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[4]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[5]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[6]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[7]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[8]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[9]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[10]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[11]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[12]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[13]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[14]}]
set_property IOSTANDARD LVCMOS33  [get_ports {password[15]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[0]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[1]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[2]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[3]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[4]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[5]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[6]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs0[7]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[0]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[1]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[2]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[3]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[4]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[5]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[6]}]
set_property IOSTANDARD LVCMOS33  [get_ports {segs1[7]}]
set_property IOSTANDARD LVCMOS33  [get_ports X2]
set_property IOSTANDARD LVCMOS33  [get_ports X3]
set_property IOSTANDARD LVCMOS33  [get_ports X1]
set_property IOSTANDARD LVCMOS33  [get_ports X4]
DeadPool loves Star
关注
  • 10
    点赞
  • 踩
  • 43
    收藏
    觉得还不错? 一键收藏
  • 6
    评论
专栏目录
基于verilog贪吃蛇游戏设计
QQ_778132974的博客
03-06 2307
概述 基于verilog贪吃蛇游戏设计、使用verilog语言 小游戏主要分为以下几个模块：顶层模块、VGA显示模块、蛇身控制模块、苹果控制模块。 系统主要分为顶层模块、VGA显示模块、蛇身控制模块、苹果控制模块。顶层模块是与FPGA开发板之间的硬件管脚接口，并且控制其他模块有条不紊地运行。 小游戏功能扩展可以根据本源代码进行增添。 源代码vivado工程截图： 实验截图（显示屏显示、键盘控制上下左右、led表示蛇是否死亡、数码管记分数）： ...
推箱子控制器设计
11-04
推箱子小游戏的控制器设计，使用verilog设计的鼠标控制器，没有键盘。
9月12日之前的需求：基于Verilog的贪吃蛇小游戏设计代码
viva_to的博客
09-09 845
有没有大神有写了这个代码的，我希望能够参考一下。 另外想请教，vivado综合报错说缺少test.coe文件，这种应该怎么解决？如果需要用Matlab写的话，没学过呀（哭） 还有三天就要交课设了，写的程序还有一些问题没解决，很绝望~ 邮箱：[email protected] ...
【Verilog】基于FPGA的打地鼠小游戏设计（VGA显示、附代码、演示视频）
阿汪先生
09-11 1万+
基于FPGA的打地鼠小游戏设计 为了读者能从大的框架上理解整个设计的思路，博主将所有的子文件整合到一个.v文件中，便于读者理解和使用。 一个原理简单，制作粗糙的小玩意。 VGA显示九宫格（地鼠洞穴）、绿色色块（地鼠）、击中地鼠（色块变红）、可调地鼠数量和出现速度、倒计时至零或数量达关卡目标即游戏结束。 为简化代码，用了板载的5个按键和一个用于复位的拨码开关。（可直接在现有FPGA板上运行） `t...
sort:排序 verilog 实现
05-25
sort 排序 verilog 实现 理论上 可以用实现任意数量的排序 ，只要资源允许 比 Radix-2的快一倍，节约一半的资源 核心为 order_1_4 order_1_3 祝好 --@--Young--@--
DES算法的verilog实现
06-25
DES加密算法，是老美七八十年代发明的算法，但在当今仍然具有很高的使用价值。本设计用verilog代码编写，压缩包内包含.v文件和tb.v文件，利用网络上提供的资源进行测试，结果正确
Verilog实现ALU的代码
12-19
Verilog实现ALU的代码
AD5724 FPGA verilog实现
12-20
AD5724是一个4通道12bit位宽的DA芯片，本资源包含了芯片手册和控制器FPGA实现代码,verilog语言实现。
FFT的verilog实现详解
01-21
FFT算法在FPGA上的verilog实现 详解 Implementation of Fast Fourier Transform (FFT) on FPGA using Verilog HDL
FPGA实现推箱子游戏.7z
03-26
verilog源码 fpga实现推箱子游戏。
陪你度过深夜的2048小游戏，我们用FPGA实现它
OpenFPGA的博客
01-12 2753
这周末调试《车牌识别算法》遇到点问题，“无聊”中用FPGA搞个2048小游戏玩玩。2048这个游戏大家应该不陌生了，该游戏是2014年Gabriele Cirulli利用周末的时间写的这个...
Verilog——基于FPGA的贪吃蛇游戏（VGA显示）
热门推荐
qq_34792581的博客
02-25 2万+
最近在做Verilog程序课设，做了一个有关贪吃蛇的小游戏，写一篇博客来记录一下自己的创作过程。大部分的内容直接采用了设计报告的原话，有不足之处还望大家多多指教。 对于重点：蛇身控制算法，我开始的想法是将每个格子的坐标输入到存储器中，但由于过于繁琐和笨拙，我改为：保留头部的完整数据（位置、方向），其他部分只保留方向数据，并在VGA模块里面直接对蛇身进行控制，但是这个方案有一个弊端：它按照蛇身顺序...
Verilog编写VGA显示的小游戏
Joyce
05-29 2万+
引言这是我的数字集成电路课程设计。实现的是一个我们都玩过的小游戏：一块移动挡板，一个飞来飞去的球，挡板需要把球挡住，没挡住就算输。 代码已上传github，地址是 https://github.com/Wujh1995/Verilog-VGA-game 开发平台：Xilinx ISE 开发语言：Verilog HDL 运行平台：Digilent Basys2开发板 模块描述： 顶层模块：SBga
蚂蚁迷宫—有限状态机设计(ANT MAZE)
Blog Life
11-18 1950
蚂蚁迷宫 采用有限状态机设计一个拥有智能大脑的机器人蚂蚁RoboAnt，可以自动走出迷宫。 1.条件说明 假设我们有一只蚂蚁，蚂蚁有两只触角可以感知左边和右边（类似传感器，传递信息），暂时记为L,R。 ...
Verilog设计实现俄罗斯方块游戏
QQ_778132974的博客
05-16 2078
使用verilog语言设计实现俄罗斯方块游戏。 本设计主要在FPGA上实现了一个经典小游戏“俄罗斯方块”。本项目基本解决方案是，实现主控模块，通过VGA接口来控制屏幕进行显示。 整个系统由四部分组成，按键输入处理模块、控制模块、数据路径模块以及VGA显示接口模块。整个系统的结构如下图所示： ![在这里插入图片描述](https://img-blog.csdnimg.cn/20210516192824584.png?x-oss-process=image/watermark,type_ZmFuZ3poZ.
数字逻辑课上如何制作FPGA游戏？
weixin_39940536的博客
12-06 7423
数字逻辑课上如何制作FPGA游戏？以超级马里奥为例子讲述FPGA有些制作。 1、FPGA游戏目标 没有CPU，单纯用 FPGA 的verilog硬件语言来实现一个游戏，而这个游戏还得符合老师要求，由于没有 CPU，游戏逻辑不能太复杂，画面也不能太复杂？想存储图片但是Rom与Ram又那么小，但是要够好玩，要有彩色画面，最好有动画，这不是既像马儿跑又想马儿不吃草么？ 2、最早期的游戏是怎么自作的？ 最早FC时代的《 超级马里奥 》剧情并不是很长，一共也就 8 个场景线性布置关卡，但 8 个关卡在当时看来也算得上
Verilog HDL实现智能药盒
江月的博客
12-05 2372
Verilog HDL实现智能药盒 文章目录Verilog HDL实现智能药盒一、简介二、代码1、主文件（主模块的代码）2、主文件中使用的按键消抖模块3、主文件中使用的时钟分频模块三、后续操作四、实验现象五、总结 一、简介 我们知道，当前，老年人的数量是比较多的，从而导致了照顾老年人成为了一个比较大的社会问题。由于老年人的记忆力相比之前可能是会有所下降的，而且与此同时，由于老年人的子女们也有上班工作等一些其他的生活的需求，所以说，老年人的身边并不是总能有人在陪伴的，这就导致了一些社会性的问题。例如，很多老
远程FPGA虚拟实验平台用SystemVerilog HDL实现多功能运算器
SDG_29的博客
04-23 1887
远程FPGA虚拟实验平台用SystemVerilog HDL实现多功能运算器原理参考材料任务二·多功能运算电路源代码参考材料VirtalBoard模块任务二·多功能运算电路VirtalBoard模块测试/保存/提交 前言：本次实验只要提交任务二的rbf和sv，所以本文只讲参考材料和任务二的内容，任务一的内容有空再补充 原理 参考材料 一个简单的加减运算电路，减法采用了补码的形式进行计算。 任务二·多功能运算电路 按这个表格来算，这里带借位减法需要做到Cin=1时有借位，也就是X和~Y相加后不再加一；而带
电力系统调度过程连续潮流matlab代码.zip
最新发布
04-26
1.版本：matlab2014/2019a/2021a 2.附赠案例数据可直接运行matlab程序。 3.代码特点：参数化编程、参数可方便更改、代码编程思路清晰、注释明细。 4.适用对象：计算机，电子信息工程、数学等专业的大学生课程设计、期末大作业和毕业设计。

“相关推荐”对你有帮助么？

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论 6
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值