1.Keep state registers and next state logic in separate blocks.
2.Define states parameters in Verilog.
3.Use binary encoding for small state(less than 8 states) machines.
4.Use modified one-hot state encoding for large.
5.Divide very large(more than 32 states) state machine into multiple smaller ones.
扫一扫
633
被折叠的 条评论
为什么被折叠?
到【灌水乐园】发言
