- Community Forums
- :
- Xilinx Products
- :
- Intellectual Property
- :
- System Logic
- :
- RAM-based Shift Register problem in Vivado 2014.4
RAM-based Shift Register problem in Vivado 2014.4
12-31-2014 12:30 AM
Hi,
I have a RAM-based Shift Register in my design, which gives me the following Critical Error when trying to open the implemented design:
[EDIF 20-80] cannot connect net 'd[0]' to pin 'lls_speed.s3_v2_v4_v5_lls.gen_width[0].gen_depth[
The same IP (and the same design) was used in Vivado 2014.2 with no problem.
When trying to compile the exact same design in Vivado 2014.4 (after the IP was upgraded to Version 12.0 Rev. 5), I got the above message.
This Critical Error prevents the generation of a Bitstream file.
The IP is configured as:
- Variable Length Lossless
- Optimized to speed
- Register Last Bit is checked (without CE)
- Dimensions are 16x16
- Initialized to 0 without a COE File
- Power-on Reset value is 0
- None of the Synchronous Settings (SCLR, SSET or SINIT) is activated
Any help is greatly appreciated.
Thanks,
Elik
Re: RAM-based Shift Register problem in Vivado 2014.4
01-13-2015 12:44 PM
I'll also add that I'm using synplify_pro for synthesis of the RTL connected to this core through a blackbox and using the core dcp output in Vivado. Looking at the code I don't see anything that would cause this, especially if it worked fine before upgrading (from 2013.4 in my case).
Re: RAM-based Shift Register problem in Vivado 2014.4
01-13-2015 11:09 PM
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Re: RAM-based Shift Register problem in Vivado 2014.4
01-13-2015 11:22 PM
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Re: RAM-based Shift Register problem in Vivado 2014.4
05-29-2015 01:52 PM
I'm having a similar problem. I created a FFT core using the IP catalog in Vivado 2014.4. This FFT core works properly in a design where it is the only FFT, but when I try to replicate the core several times in another design, I get the following error:
[EDIF 20-80] Cannot connect net 'd[0]' to pin 'lls_area.depth_lteq_1srl.gen_srl[0].ills_only/D[0
Any idea what the problem might be here? If you need any additional information, let me know.
Thanks,
Jeremy
Re: RAM-based Shift Register problem in Vivado 2014.4
06-11-2015 10:52 AM
For what it's worth, I was able to find a workaround to this problem. I created multiple versions of the same FFT and instantiated each of those rather than instantiating the same FFT multiple times. So rather than:
fft_0_inst: hf_fft
fft_1_inst: hf_fft
fft_2_inst: hf_fft
I now have:
fft_0_inst: hf_fft_0
fft_1_inst: hf_fft_1
fft_2_inst: hf_fft_2
Hope this helps
Re: RAM-based Shift Register problem in Vivado 2014.4
07-30-2015 11:19 AM
I have only one instance of the fft core but I am getting this same error message (tops out at 100 errors during bitstream generation)
[EDIF 20-80] Cannot connect net 'd[0]' to pin 'lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/D[
I do have the fft data output splitting to two identical IP Core Fifos. I could build these as two inependent fifo cores (similar to what jeremy did with his FFT core), but I feel like I would just be fishing, and that takes a longggg time.
Does anyone have any suggestions?