rv1126-rv1109-rk809

是这样的,新来板子走的是rk809部分

然后我的编译方式里面没有,走的是别的方式,打印到log如下,然后就卡死


DDR V1.09 8fef64cfb9 wesley.yao 22/10/25-20:03:00
DDR4, 328MHz
BW=16 Col=10 Bk=4 BG=2 CS0 Row=15 CS=1 Die BW=16 Size=512MB
change to: 328MHz
change to: 528MHz
change to: 784MHz
change to: 924MHz(final freq)
out
Boot1 Release Time: Mar 29 2023 15:54:09, version: 1.24 NO FTL
Boot from dev = 10
chip_id:9115652
hamming_distance:1109 1126 5
chip_id:5256110900,0
ChipType = 23
NeedKHz=200KHz, clock=12000KHz
NeedKHz=200KHz, clock=12000KHz
NeedKHz=200KHz, clock=12000KHz
 SDC_BusRequest:  CMD=1  SDC_RESP_TIMEOUT 1736
 mmc2:cmd1,20
NeedKHz=200KHz, clock=12000KHz
emmc reinit
NeedKHz=200KHz, clock=12000KHz
 SDC_BusRequest:  CMD=1  SDC_RESP_TIMEOUT 1736
 mmc2:cmd1,20
NeedKHz=200KHz, clock=12000KHz
emmc reinit
NeedKHz=200KHz, clock=12000KHz
 SDC_BusRequest:  CMD=1  SDC_RESP_TIMEOUT 1736
 mmc2:cmd1,20
NeedKHz=200KHz, clock=12000KHz
SdmmcInit=2 1
...nandc_flash_init enter...
No.1 FLASH ID:ff ff ff ff ff ff
sfc nor id: ff b 12
sfc_nand id: b 12 0
sfc_nand_density 80000
sfc_nand_density 7fc00
UsbBoot ...55409
powerOn 59903
copy 313eb40 312a740 400
prog gpt: 7fbdf 21
sfc_nand_check_bad_block page= 53c0 ret= 0 spare= 0
w: LBA=14f00 PBA=14f00 is bad block skip0
sfc_nand_check_bad_block page= 9b00 ret= 0 spare= 0
w: LBA=26b00 PBA=26c00 is bad block skip0
sfc_nand_check_bad_block page= e240 ret= 0 spare= 0
w: LBA=38700 PBA=38900 is bad block skip0
SoftReset, 20553804 us
DDR V1.09 8fef64cfb9 wesley.yao 22/10/25-20:03:00
DDR4, 328MHz
BW=16 Col=10 Bk=4 BG=2 CS0 Row=15 CS=1 Die BW=16 Size=512MB
change to: 328MHz
change to: 528MHz
change to: 784MHz
change to: 924MHz(final freq)
out
U-Boot SPL board init
U-Boot SPL 2017.09-gd740083064-230309-dirty #sdk (Nov 20 2023 - 15:25:06)
unrecognized JEDEC id bytes: ff, 0b, 12
Trying to boot from MMC2
MMC: no card present
mmc_init: -123, time 4
spl: mmc init failed with error: -123
Trying to boot from MTD1
No misc partition
Trying fit image at 0x1800 sector
## Verified-boot: 0
## Checking optee 0x08400000 (gzip @0x08600000) ... sha256(0f3239039e...) + sha256(3956029bbb...) + OK
## Checking uboot 0x00600000 (gzip @0x00800000) ... sha256(85c183b1a6...) + sha256(013baee5ef...) + OK
## Checking fdt 0x006d2e40 ... sha256(d05dc3f5d0...) + OK
Jumping to U-Boot(0x00600000) via OP-TEE(0x08400000)
Total: 185.465 ms
I/TC: 
I/TC: cpu feature:0x13
I/TC: RV1109 SoC
I/TC: cpu_st=0xe0
I/TC: Next entry point address: 0x00600000
I/TC: OP-TEE version: 3.13.0-655-g317f8b06b #derrick.huang (gcc version 6.3.1 20170404 (Linaro GCC 6.3-2017.05)) #1 2022?? 10?? 24?? ????һ 10:08:19 CST arm
I/TC: Primary CPU initializing
I/TC: Primary CPU switching to normal world boot
U-Boot 2017.09-gd740083064-230309-dirty #sdk (Nov 20 2023 - 15:25:06 +0800)
Model: Rockchip RV1126 Evaluation Board
PreSerial: 2, raw, 0xff570000
DRAM:  509.7 MiB
Sysmem: init
Relocation Offset: 00000000
Relocation fdt: 1baf9c28 - 1bafede8
CR: M/C/I
Using default environment
DM: v1
Bootdev(atags): mtd 1
PartType: EFI
No misc partition
boot mode: normal
FIT: no signed, no conf required
DTB: rk-kernel.dtb
HASH(c): OK
vdd_arm init 825000 uV
vdd_logic_npu_vepu init 825000 uV
vccio2: 3300000 uv, vsel: 0x40000
vccio4: 1800000 uv, vsel: 0x100010
vccio5: 3300000 uv, vsel: 0x200000
vccio6: 3300000 uv, vsel: 0x400000
vccio7: 3300000 uv, vsel: 0x800000
pmuio0: 3300000 uv, vsel: 0x1000000
pmuio1: 3300000 uv, vsel: 0x2000000
io-domain: OK
stdio_add_devices: Video device failed (ret=-19)
Model: Rockchip RV1109 38 V10 SPI NAND DDR3 Board
CLK: (sync kernel. arm: enter 816000 KHz, init 816000 KHz, kernel 0N/A)
  apll 816000 KHz
  dpll 462000 KHz
  gpll 1188000 KHz
  cpll 500000 KHz
  hpll 1400000 KHz
  aclk_pdbus 500000 KHz
  hclk_pdbus 198000 KHz
  pclk_pdbus 99000 KHz
  aclk_pdphp 297000 KHz
  hclk_pdphp 198000 KHz
  hclk_pdaudio 148500 KHz
  hclk_pdcore 198000 KHz
  pclk_pdpmu 99000 KHz
Net:   eth0: ethernet@ffc40000
Hit key to stop autoboot('CTRL+C'):  0 
## Booting FIT Image at 0x1b2b5400 with size 0x00641800
Fdt Ramdisk skip relocation
No misc partition
## Loading kernel from FIT Image at 1b2b5400 ...
   Using 'conf' configuration
optee api revision: 2.0
TEEC: Waring: Could not find security partition
## Verified-boot: 0
   Trying 'kernel' kernel subimage
     Description:  unavailable
     Type:         Kernel Image
     Compression:  uncompressed
     Data Start:   0x1b2cb200
     Data Size:    6469912 Bytes = 6.2 MiB
     Architecture: ARM
     OS:           Linux
     Load Address: 0x02008000
     Entry Point:  0x02008000
     Hash algo:    sha256
     Hash value:   27437bf2530247b5e35ba87dc41d9b1f7e495d3fb1af33b5e9fc3124fc182912
   Verifying Hash Integrity ... sha256+ OK
## Loading fdt from FIT Image at 1b2b5400 ...
   Using 'conf' configuration
   Trying 'fdt' fdt subimage
     Description:  unavailable
     Type:         Flat Device Tree
     Compression:  uncompressed
     Data Start:   0x1b2b5c00
     Data Size:    87352 Bytes = 85.3 KiB
     Architecture: ARM
     Load Address: 0x08300000
     Hash algo:    sha256
     Hash value:   89b50c3abc65368eb5f0fa1c82f4f62b1c8f30f37c155cb59f35657edc523a5e
   Verifying Hash Integrity ... sha256+ OK
   Loading fdt from 0x08300000 to 0x08300000
   Booting using the fdt blob at 0x08300000
   Loading Kernel Image from 0x1b2cb200 to 0x02008000 ... OK
   kernel loaded at 0x02008000, end = 0x02633918
  'reserved-memory' ramoops@8000000: addr=8000000 size=100000
   Using Device Tree in place at 08300000, end 08318537
Adding bank: 0x00000000 - 0x08400000 (size: 0x08400000)
Adding bank: 0x08648000 - 0x20000000 (size: 0x179b8000)
Total: 730.570 ms
Starting kernel ...
[    0.000000] Booting Linux on physical CPU 0xf00
[    0.000000] Linux version 4.19.111 (sdk@ubuntu) (gcc version 6.3.1 20170404 (Linaro GCC 6.3-2017.05)) #1 SMP PREEMPT Fri Nov 17 09:22:33 CST 2023
[    0.000000] CPU: ARMv7 Processor [410fc075] revision 5 (ARMv7), cr=10c5387d
[    0.000000] CPU: div instructions available: patching division code
[    0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
[    0.000000] OF: fdt: Machine model: Rockchip RV1109 38 V10 SPI NAND DDR3 Board
[    0.000000] earlycon: uart8250 at MMIO32 0xff570000 (options '')
[    0.000000] bootconsole [uart8250] enabled
[    0.000000] Memory policy: Data cache writealloc
[    0.000000] OF: fdt: Reserved memory: failed to reserve memory for node 'drm-logo@00000000': base 0x00000000, size 0 MiB
[    0.000000] Reserved memory: created CMA memory pool at 0x1f800000, size 8 MiB
[    0.000000] OF: reserved mem: initialized node linux,cma, compatible id shared-dma-pool
[    0.000000] Reserved memory: created CMA memory pool at 0x0f800000, size 256 MiB
[    0.000000] OF: reserved mem: initialized node isp, compatible id shared-dma-pool
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.0 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_TYPE not supported.
[    0.000000] psci: SMC Calling Convention v1.0
[    0.000000] percpu: Embedded 15 pages/cpu s32140 r8192 d21108 u61440
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 129464
[    0.000000] Kernel command line: user_debug=31 storagemedia=mtd androidboot.storagemedia=mtd androidboot.mode=normal  earlycon=uart8250,mmio32,0xff570000 console=ttyFIQ0 root=/dev/mtdblock3 rootfstype=cramfs snd_aloop.index=7 mtdparts=spi-nand0:0x100000@0x200000(vnvm),0x800000@0x300000(uboot),0x800000@0xb00000(boot),0x7800000@0x1300000(rootfs),0x100000@0x8b00000(lbcmd),0x100000@0x8c00000(lbflash),0x100000@0x8d00000(lbflash2),0x100000@0x8e00000(lbcfg),0x100000@0x8f00000(lbcfg2),0x500000@0x9000000(backup),0x3c00000@0x9500000(dataro),0x1f00000@0xd100000(datarw),0xf60000@0xf000000(factory)
[    0.000000] Dentry cache hash table entries: 65536 (order: 6, 262144 bytes)
[    0.000000] Inode-cache hash table entries: 32768 (order: 5, 131072 bytes)
[    0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off
[    0.000000] Memory: 232096K/521952K available (8192K kernel code, 341K rwdata, 1924K rodata, 1024K init, 288K bss, 19520K reserved, 270336K cma-reserved, 0K highmem)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
[    0.000000]     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
[    0.000000]     vmalloc : 0xd0800000 - 0xff800000   ( 752 MB)
[    0.000000]     lowmem  : 0xb0000000 - 0xd0000000   ( 512 MB)
[    0.000000]     pkmap   : 0xafe00000 - 0xb0000000   (   2 MB)
[    0.000000]     modules : 0xaf000000 - 0xafe00000   (  14 MB)
[    0.000000]       .text : 0x(ptrval) - 0x(ptrval)   (9184 kB)
[    0.000000]       .init : 0x(ptrval) - 0x(ptrval)   (1024 kB)
[    0.000000]       .data : 0x(ptrval) - 0x(ptrval)   ( 342 kB)
[    0.000000]        .bss : 0x(ptrval) - 0x(ptrval)   ( 289 kB)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
[    0.000000] rcu: Preemptible hierarchical RCU implementation.
[    0.000000]  Tasks RCU enabled.
[    0.000000] NR_IRQS: 16, nr_irqs: 16, preallocated irqs: 16
[    0.000000] random: random: get_random_bytes called from start_kernel+0x324/0x4a4 with crng_init=0
[    0.000000] arch_timer: cp15 timer(s) running at 24.00MHz (virt).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x588fe9dc0, max_idle_ns: 440795202592 ns
[    0.000009] sched_clock: 56 bits at 24MHz, resolution 41ns, wraps every 4398046511097ns
[    0.008704] Switching to timer-based delay loop, resolution 41ns
[    0.016384] Calibrating delay loop (skipped), value calculated using timer frequency.. 48.00 BogoMIPS (lpj=80000)
[    0.027680] pid_max: default: 4096 minimum: 301
[    0.032807] Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
[    0.040037] Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
[    0.048328] CPU: Testing write buffer coherency: ok
[    0.054026] /cpus/cpu@f00 missing clock-frequency property
[    0.060036] /cpus/cpu@f01 missing clock-frequency property
[    0.066021] /cpus/cpu@f02 missing clock-frequency property
[    0.072013] /cpus/cpu@f03 missing clock-frequency property
[    0.078015] CPU0: thread -1, cpu 0, socket 15, mpidr 80000f00
[    0.085009] Setting up static identity map for 0x100000 - 0x100060
[    0.091930] rcu: Hierarchical SRCU implementation.
[    0.097838] smp: Bringing up secondary CPUs ...
I/TC: Secondary CPU 1 initializing
I/TC: Secondary CPU 1 switching to normal world boot
[    0.111393] CPU1: thread -1, cpu 1, socket 15, mpidr 80000f01
[    0.112141] CPU2: failed to boot: -95
[    0.123071] CPU3: failed to boot: -95
[    0.127182] smp: Brought up 1 node, 2 CPUs
[    0.131713] SMP: Total of 2 processors activated (96.00 BogoMIPS).
[    0.138452] CPU: All CPU(s) started in SVC mode.
[    0.144273] devtmpfs: initialized
[    0.170324] VFP support v0.3: implementor 41 architecture 2 part 30 variant 7 rev 5
[    0.179413] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 6370867519511994 ns
[    0.190056] futex hash table entries: 16 (order: -2, 1024 bytes)
[    0.196759] pinctrl core: initialized pinctrl subsystem
[    0.203684] NET: Registered protocol family 16
[    0.209211] DMA: preallocated 256 KiB pool for atomic coherent allocations
[    0.218602] cpuidle: using governor menu
[    0.222893] Registered FIQ tty driver
[    0.227446] hw-breakpoint: found 5 (+1 reserved) breakpoint and 4 watchpoint registers.
[    0.236199] hw-breakpoint: maximum watchpoint size is 8 bytes.
[    0.244719] console [pstore-1] enabled
[    0.249116] pstore: Registered ramoops as persistent store backend
[    0.255838] ramoops: attached 0x100000@0x8000000, ecc: 0/0
[    0.304621] cryptd: max_cpu_qlen set to 1000
[    0.310115] fiq debugger fiq mode enabled
[[    0.314979] console [ttyFIQ0] enabled
    0.314979] console [ttyFIQ0] enabled
[    0.322657] bootconsole [uart8250] disabled
[    0.322657] bootconsole [uart8250] disabled
[    0.327518] Registered fiq debugger ttyFIQ0
[    0.328066] rockchip-pm rockchip-suspend: not set pwm-regulator-config
[    0.330924] vcc_sd: supplied by vcc3v3_sys
[    0.332304] rk_iommu ffb60e00.iommu: version = 1
[    0.333110] rk_iommu ffb80480.iommu: version = 1
[    0.333688] rk_iommu ffb90800.iommu: version = 1
[    0.334219] rk_iommu ffbb0f00.iommu: version = 1
[    0.335240] SCSI subsystem initialized
[    0.335548] usbcore: registered new interface driver usbfs
[    0.335652] usbcore: registered new interface driver hub
[    0.335832] usbcore: registered new device driver usb
[    0.335942] media: Linux media interface: v0.10
[    0.336010] videodev: Linux video capture interface: v2.00
[    0.336081] pps_core: LinuxPPS API ver. 1 registered
[    0.336103] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    0.336148] PTP clock support registered
[    0.337474] Advanced Linux Sound Architecture Driver Initialized.
[    0.338130] Bluetooth: Core ver 2.22
[    0.338211] NET: Registered protocol family 31
[    0.338237] Bluetooth: HCI device and connection manager initialized
[    0.338267] Bluetooth: HCI socket layer initialized
[    0.338294] Bluetooth: L2CAP socket layer initialized
[    0.338351] Bluetooth: SCO socket layer initialized
[    0.338823] rockchip-cpuinfo cpuinfo: SoC            : 11090000
[    0.338858] rockchip-cpuinfo cpuinfo: Serial         : 9cdea485de490b48
[    0.339762] clocksource: Switched to clocksource arch_sys_counter
[    0.342349] NET: Registered protocol family 2
[    0.343337] tcp_listen_portaddr_hash hash table entries: 512 (order: 0, 6144 bytes)
[    0.343398] TCP established hash table entries: 4096 (order: 2, 16384 bytes)
[    0.343492] TCP bind hash table entries: 4096 (order: 3, 32768 bytes)
[    0.343608] TCP: Hash tables configured (established 4096 bind 4096)
[    0.343745] UDP hash table entries: 256 (order: 1, 8192 bytes)
[    0.343792] UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
[    0.344015] NET: Registered protocol family 1
[    0.344693] RPC: Registered named UNIX socket transport module.
[    0.344716] RPC: Registered udp transport module.
[    0.344739] RPC: Registered tcp transport module.
[    0.344760] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.346406] hw perfevents: enabled with armv7_cortex_a7 PMU driver, 5 counters available
[    0.348879] Initialise system trusted keyrings
[    0.349134] workingset: timestamp_bits=29 max_order=16 bucket_order=0
[    0.356863] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.357720] NFS: Registering the id_resolver key type
[    0.357774] Key type id_resolver registered
[    0.357797] Key type id_legacy registered
[    0.357835] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    0.360499] Key type asymmetric registered
[    0.360530] Asymmetric key parser 'x509' registered
[    0.360604] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 244)
[    0.360632] io scheduler noop registered
[    0.360653] io scheduler deadline registered
[    0.360840] io scheduler cfq registered (default)
[    0.360869] io scheduler mq-deadline registered
[    0.360891] io scheduler kyber registered
[    0.361044] io scheduler bfq registered
[    0.363977] phy phy-ff4c0000.usb2-phy.0: Failed to get VBUS supply regulator
[    0.369189] mpp_service mpp-srv: 0e2913a53d53 author: Yandong Lin 2022-03-10 video: rockchip: mpp: use dma-buf-cache func
[    0.369233] mpp_service mpp-srv: probe start
[    0.370116] iommu: Adding device ffb80000.rkvdec to group 1
[    0.370175] mpp_rkvdec ffb80000.rkvdec: Linked as a consumer to ffb80480.iommu
[    0.370369] mpp_rkvdec ffb80000.rkvdec: probing start
[    0.371019] mpp_rkvdec ffb80000.rkvdec: shared_niu_a is not found!
[    0.371052] rkvdec_init:1190: No niu aclk reset resource define
[    0.371086] mpp_rkvdec ffb80000.rkvdec: shared_niu_h is not found!
[    0.371108] rkvdec_init:1193: No niu hclk reset resource define
[    0.371392] mpp_rkvdec ffb80000.rkvdec: probing finish
[    0.372060] iommu: Adding device ffbb0000.rkvenc to group 3
[    0.372114] mpp_rkvenc ffbb0000.rkvenc: Linked as a consumer to ffbb0f00.iommu
[    0.372418] mpp_rkvenc ffbb0000.rkvenc: probing start
[    0.373143] mpp_rkvenc ffbb0000.rkvenc: Linked as a consumer to regulator.6
[    0.373207] mpp_rkvenc ffbb0000.rkvenc: bin=0
[    0.373267] mpp_rkvenc ffbb0000.rkvenc: leakage=1.0
[    0.373351] mpp_rkvenc ffbb0000.rkvenc: Failed to get pvtm
[    0.373401] mpp_rkvenc ffbb0000.rkvenc: bin-scale=37
[    0.373964] mpp_rkvenc ffbb0000.rkvenc: avs=0
[    0.374455] mpp_rkvenc ffbb0000.rkvenc: failed to find power_model node
[    0.374491] mpp_rkvenc ffbb0000.rkvenc: failed to initialize power model
[    0.375135] mpp_rkvenc ffbb0000.rkvenc: probing finish
[    0.375726] iommu: Adding device ffb90400.vdpu to group 2
[    0.375783] mpp_vdpu2 ffb90400.vdpu: Linked as a consumer to ffb90800.iommu
[    0.375909] mpp_vdpu2 ffb90400.vdpu: probe device
[    0.376522] mpp_vdpu2 ffb90400.vdpu: reset_group->rw_sem_on=0
[    0.376580] mpp_vdpu2 ffb90400.vdpu: reset_group->rw_sem_on=0
[    0.376838] mpp_vdpu2 ffb90400.vdpu: probing finish
[    0.377381] iommu: Adding device ffb90000.vepu to group 2
[    0.377437] mpp_vepu2 ffb90000.vepu: Linked as a consumer to ffb90800.iommu
[    0.377556] mpp_vepu2 ffb90000.vepu: probe device
[    0.378037] mpp_vepu2 ffb90000.vepu: reset_group->rw_sem_on=0
[    0.378076] mpp_vepu2 ffb90000.vepu: reset_group->rw_sem_on=0
[    0.378331] mpp_vepu2 ffb90000.vepu: probing finish
[    0.378797] mpp_service mpp-srv: probe success
[    0.383719] dma-pl330 ff4e0000.dma-controller: Loaded driver for PL330 DMAC-241330
[    0.383760] dma-pl330 ff4e0000.dma-controller:       DBUFF-128x8bytes Num_Chans-8 Num_Peri-32 Num_Events-16
[    0.385462] rockchip-system-monitor rockchip-system-monitor: system monitor probe
[    0.386059] pwm-regulator: supplied by vcc3v3_sys
[    0.386803] pwm-regulator: supplied by vcc3v3_sys
[    0.387621] Serial: 8250/16550 driver, 6 ports, IRQ sharing disabled
[    0.389736] random: fast init done
[    0.390335] random: crng init done
[    0.391479] rockchip-drm display-subsystem: Linked as a consumer to ffb00000.vop
[    0.392958] rockchip-drm display-subsystem: devfreq is not set
[    0.393511] rockchip-drm display-subsystem: bound ffb00000.vop (ops 0xb0934a94)
[    0.393540] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
[    0.393566] [drm] No driver support for vblank timestamp query.
[    0.393705] rockchip-drm display-subsystem: failed to parse loader memory
[    0.394516] [drm] Initialized rockchip 2.0.0 20140818 for display-subsystem on minor 0
[    0.395862] zram: Added device: zram0
[    0.396899] nand: No NAND device found
[    0.396941] rk-nand ffc80000.nandc: failed to init nand chips
[    0.399251] xtx_spinand_detect: enter, id:ff,0b,12

 然后我添加了打印后发现打印的语句更少了

这几句打印吧不等,我也跟查了发现并没有问题,为什么卡死呢,

于是我怀疑到了电源部分,我发现和原来demo差异是RK809;

然后我在dts里面查发现并没有rk809的dts部分,于是我做了以下修改

diff --git a/kernel/arch/arm/boot/dts/rv1109-38-v10-spi-nand.dts b/kernel/arch/arm/boot/dts/rv1109-38-v10-spi-nand.dts
index 89679ca66..0264c1f5c 100755
--- a/kernel/arch/arm/boot/dts/rv1109-38-v10-spi-nand.dts
+++ b/kernel/arch/arm/boot/dts/rv1109-38-v10-spi-nand.dts
@@ -29,7 +29,7 @@
                rockchip,camera-module-index = <1>;
                rockchip,camera-module-facing = "front";
        };
-
+/*
        vcc_1v8: vcc-1v8 {
                compatible = "regulator-fixed";
                regulator-name = "vcc_1v8";
@@ -83,7 +83,7 @@
                pwm-supply = <&vcc3v3_sys>;
                status = "okay";
        };
-
+*/
        /*
         * pwm1 is reserved as voltage adjustment in hardware
         * use fixed regulator to avoid voltage adjustment by software
@@ -170,6 +170,257 @@
        status = "okay";
 };

+&i2c0 {
+       status = "okay";
+       clock-frequency = <400000>;
+
+       rk809: pmic@20 {
+               compatible = "rockchip,rk809";
+               reg = <0x20>;
+               interrupt-parent = <&gpio0>;
+               interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
+               pinctrl-names = "default", "pmic-sleep",
+                       "pmic-power-off", "pmic-reset";
+               pinctrl-0 = <&pmic_int>;
+               pinctrl-1 = <&soc_slppin_gpio>, <&rk817_slppin_slp>;
+               pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
+               pinctrl-3 = <&soc_slppin_slp>, <&rk817_slppin_rst>;
+               rockchip,system-power-controller;
+               wakeup-source;
+               #clock-cells = <1>;
+               clock-output-names = "rk808-clkout1", "rk808-clkout2";
+               /* 0: rst the pmic, 1: rst regs (default in codes) */
+               pmic-reset-func = <0>;
+
+               vcc1-supply = <&vcc5v0_sys>;
+               vcc2-supply = <&vcc5v0_sys>;
+               vcc3-supply = <&vcc5v0_sys>;
+               vcc4-supply = <&vcc5v0_sys>;
+               vcc5-supply = <&vcc_buck5>;
+               vcc6-supply = <&vcc_buck5>;
+               vcc7-supply = <&vcc5v0_sys>;
+               vcc8-supply = <&vcc3v3_sys>;
+               vcc9-supply = <&vcc5v0_sys>;
+
+               pwrkey {
+                       status = "okay";
+               };
+
+               pinctrl_rk8xx: pinctrl_rk8xx {
+                       gpio-controller;
+                       #gpio-cells = <2>;
+
+                       /omit-if-no-ref/
+                       rk817_slppin_null: rk817_slppin_null {
+                               pins = "gpio_slp";
+                               function = "pin_fun0";
+                       };
+
+                       /omit-if-no-ref/
+                       rk817_slppin_slp: rk817_slppin_slp {
+                               pins = "gpio_slp";
+                               function = "pin_fun1";
+                       };
+
+                       /omit-if-no-ref/
+                       rk817_slppin_pwrdn: rk817_slppin_pwrdn {
+                               pins = "gpio_slp";
+                               function = "pin_fun2";
+                       };
+
+                       /omit-if-no-ref/
+                       rk817_slppin_rst: rk817_slppin_rst {
+                               pins = "gpio_slp";
+                               function = "pin_fun3";
+                       };
+               };
+
+               regulators {
+                       vdd_logic: DCDC_REG1 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <725000>;
+                               regulator-max-microvolt = <1350000>;
+                               regulator-ramp-delay = <6001>;
+                               regulator-initial-mode = <0x2>;
+                               regulator-name = "vdd_logic";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                                       regulator-suspend-microvolt = <800000>;
+                               };
+                       };
+
+                       vdd_arm: DCDC_REG2 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <725000>;
+                               regulator-max-microvolt = <1350000>;
+                               regulator-ramp-delay = <6001>;
+                               regulator-initial-mode = <0x2>;
+                               regulator-name = "vdd_arm";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vcc_ddr: DCDC_REG3 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-initial-mode = <0x2>;
+                               regulator-name = "vcc_ddr";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                               };
+                       };
+
+                       vcc3v3_sys: DCDC_REG4 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <3300000>;
+                               regulator-max-microvolt = <3300000>;
+                               regulator-initial-mode = <0x2>;
+                               regulator-name = "vcc3v3_sys";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                                       regulator-suspend-microvolt = <3300000>;
+                               };
+                       };
+
+                       vcc_buck5: DCDC_REG5 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <2200000>;
+                               regulator-max-microvolt = <2200000>;
+                               regulator-name = "vcc_buck5";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                                       regulator-suspend-microvolt = <2200000>;
+                               };
+                       };
+
+                       vcc_0v8: LDO_REG1 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <800000>;
+                               regulator-max-microvolt = <800000>;
+                               regulator-name = "vcc_0v8";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vcc1v8_pmu: LDO_REG2 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <1800000>;
+                               regulator-max-microvolt = <1800000>;
+                               regulator-name = "vcc1v8_pmu";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                                       regulator-suspend-microvolt = <1800000>;
+                               };
+                       };
+
+                       vdd0v8_pmu: LDO_REG3 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <800000>;
+                               regulator-max-microvolt = <800000>;
+                               regulator-name = "vcc0v8_pmu";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                                       regulator-suspend-microvolt = <800000>;
+                               };
+                       };
+
+                       vcc_1v8: LDO_REG4 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <1800000>;
+                               regulator-max-microvolt = <1800000>;
+                               regulator-name = "vcc_1v8";
+                               regulator-state-mem {
+                                       regulator-on-in-suspend;
+                                       regulator-suspend-microvolt = <1800000>;
+                               };
+                       };
+
+                       vcc_dovdd: LDO_REG5 {
+                               regulator-boot-on;
+                               regulator-min-microvolt = <1800000>;
+                               regulator-max-microvolt = <1800000>;
+                               regulator-name = "vcc_dovdd";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vcc_dvdd: LDO_REG6 {
+                               regulator-min-microvolt = <1200000>;
+                               regulator-max-microvolt = <1200000>;
+                               regulator-name = "vcc_dvdd";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vcc_avdd: LDO_REG7 {
+                               regulator-min-microvolt = <2800000>;
+                               regulator-max-microvolt = <2800000>;
+                               regulator-name = "vcc_avdd";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vccio_sd: LDO_REG8 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <1800000>;
+                               regulator-max-microvolt = <3300000>;
+                               regulator-name = "vccio_sd";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vcc3v3_sd: LDO_REG9 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <3300000>;
+                               regulator-max-microvolt = <3300000>;
+                               regulator-name = "vcc3v3_sd";
+                               regulator-state-mem {
+                                       regulator-off-in-suspend;
+                               };
+                       };
+
+                       vcc5v0_host: SWITCH_REG1 {
+                               regulator-name = "vcc5v0_host";
+                       };
+
+                       vcc_3v3: SWITCH_REG2 {
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-name = "vcc_3v3";
+                       };
+               };
+
+               rk809_codec: codec {
+                       #sound-dai-cells = <0>;
+                       compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
+                       clocks = <&cru MCLK_I2S0_TX_OUT2IO>;
+                       clock-names = "mclk";
+                       pinctrl-names = "default";
+                       assigned-clocks = <&cru MCLK_I2S0_TX_OUT2IO>;
+                       assigned-clock-parents = <&cru MCLK_I2S0_TX>;
+                       pinctrl-0 = <&i2s0m0_mclk>;
+                       hp-volume = <20>;
+                       spk-volume = <3>;
+               };
+       };
+};
+
 &i2c1 {
        status = "okay";
        clock-frequency = <400000>;
@@ -302,7 +553,7 @@
                /* sdmmc0_cmd */
                <1 RK_PB1 1 &pcfg_pull_up_drv_level_0>;
 };
-
+/*
 &sdmmc {
        bus-width = <4>;
        cap-mmc-highspeed;
@@ -313,7 +564,7 @@
        status = "okay";
        vmmc-supply = <&vcc_sd>;
 };
-
+*/

1.关掉了上面的电源部分

2.设置了rk809

3.关闭sdmmc,涉及到vcc_sd;电源的东西;

然后发现就成功进入系统了!这个问题记录以下

  • 10
    点赞
  • 8
    收藏
    觉得还不错? 一键收藏
  • 打赏
    打赏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包

打赏作者

旋风旋风

你的鼓励将是我创作的最大动力

¥1 ¥2 ¥4 ¥6 ¥10 ¥20
扫码支付:¥1
获取中
扫码支付

您的余额不足,请更换扫码支付或充值

打赏作者

实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值