Verilog HDL(HDLBits) Verilog Language Basic 05-Norgate 或非门 module top_module( input a, input b, output out ); assign out = ~(a|b); endmodule