Verilog HDL(HDLBits) Verilog Language Basic 06-Xnorgate module top_module( input a, input b, output out ); assign out = ~(a^b); endmodule