HDLBits(1.0-3.0)
目录1 Getting Started1.1Getting Started(Step one)1.2 Output Zero(Zero)2 Verilog Language2.1 Basics2.1.1 Simple wire(wire)2.1.2 Four wires(wire4)1 Getting Started1.1Getting Started(Step one)module top_module( output one ); // Inse..
复制链接