Implement the following circuit: 实现以下电路: module top_module ( output out); assign out = 1'b0; endmodule 运行结果: