FPGA & Verilog 学习
文章平均质量分 56
刚及格的陆拾伍
这个作者很懒,什么都没留下…
展开
-
HDLbits 刷题 -- Exams/m2014 q3
(原试题要求简化该函数的SOP和POS形式。考虑下面卡诺图中显示的函数f。分析:四个角的位置可以圈在一起。原创 2024-05-10 19:16:16 · 233 阅读 · 0 评论 -
HDLbits 刷题 -- Exams/m2014 q3
Exams/m2014 q3 Consider the functionfshown in the Karnaugh map below.原创 2024-05-09 19:11:40 · 233 阅读 · 0 评论 -
HDLbits 刷题 -- Exams/ece241 2013 q2
一个计算POS的偷懒方法: 先按照SOP的形式写出式子(是否取反按照POS的概念来定),简化后,再将各输入之间的与改为或,各输出之间的或改为与;- 在卡诺图中,SOP通常通过将1(真值)所在的单元格圈起来,然后找到这些圈能够覆盖的最小数量的单元格,每个圈代表一个AND门的乘积项。- 在卡诺图中,要得到POS形式,可以想象将SOP形式中的1和0互换,然后再次应用SOP的圈定方法,得到的圈将代表OR门的求和项。”,是一种将逻辑函数表示为AND(与)门的输出进行OR(或)连接的形式。原创 2024-05-09 19:01:10 · 473 阅读 · 0 评论 -
HDLbits 刷题 -- Kmap4
mplement the circuit described by the Karnaugh map below.原创 2024-04-25 18:42:46 · 300 阅读 · 0 评论 -
HDLbits 刷题 -- Kmap3
Implement the circuit described by the Karnaugh map below.原创 2024-04-25 18:24:40 · 248 阅读 · 0 评论 -
HDLbits 刷题 -- Kmap2
Implement the circuit described by the Karnaugh map below.原创 2024-04-22 19:37:11 · 468 阅读 · 0 评论 -
HDLbits 刷题 -- Kmap1
mplement the circuit described by the Karnaugh map below.原创 2024-04-22 19:03:07 · 364 阅读 · 0 评论 -
HDLbits 刷题 -- Bcdadd4
You are provided with a BCD (binary-coded decimal) one-digit adder namedbcd_faddthat adds two BCD digits and carry-in, and produces a sum and carry-out.原创 2024-04-19 19:13:01 · 348 阅读 · 0 评论 -
HDLbits 刷题 -- Adder100
Create a 100-bit binary adder. The adder adds two 100-bit numbers and a carry-in to produce a 100-bit sum and carry out.原创 2024-04-19 18:52:19 · 321 阅读 · 0 评论 -
HDLbits 刷题 -- Exams/ece241 2014 q1c
Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.原创 2024-04-18 19:29:11 · 540 阅读 · 0 评论 -
HDLbits 刷题 -- Exams/m2014 q4j
Exams/m2014 q4j Implement the following circuit:原创 2024-04-18 19:03:53 · 182 阅读 · 0 评论 -
HDLbits 刷题 -- Adder3
Now that you know how to build afull adder, make 3 instances of it to create a 3-bit binary ripple-carry adder. The adder adds two 3-bit numbers and a carry-in to produce a 3-bit sum and carry out. To encourage you to actually instantiate full adders, a原创 2024-04-17 19:00:46 · 917 阅读 · 0 评论 -
HDLbits 刷题 -- Fadd
Create a full adder. A full adder adds three bits (including carry-in) and produces a sum and carry-out.原创 2024-04-17 18:48:24 · 364 阅读 · 0 评论 -
HDLbits 刷题 -- Hadd
Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.原创 2024-04-17 18:45:45 · 177 阅读 · 0 评论 -
HDLbits 刷题 --Mux256to1v
Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bitsin[3:0], sel=1 selects bitsin[7:4], sel=2 selects bitsin[11:8], etc.原创 2024-04-17 18:42:37 · 297 阅读 · 0 评论 -
HDLbits 刷题 -- Mux256to1
Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should selectin[0], sel=1 selects bitsin[1], sel=2 selects bitsin[2], etc.原创 2024-04-17 18:28:29 · 249 阅读 · 0 评论 -
HDLbits 刷题 -- Mux9to1v
Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.原创 2024-04-17 18:24:14 · 262 阅读 · 0 评论 -
HDLbits 刷题 --Mux2to1v
Create a 100-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.原创 2024-04-16 19:34:06 · 406 阅读 · 0 评论 -
HDLbits 刷题 --Mux2to1
Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.原创 2024-04-16 19:21:31 · 177 阅读 · 0 评论 -
HDLbits 刷题 --Gatesv100
You are given a 100-bit input vector in[99:0]. We want to know some relationships between each bit and its neighbour:原创 2024-04-16 19:05:59 · 476 阅读 · 0 评论 -
HDLbits 刷题 --Gatesv
You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour:原创 2024-04-15 18:43:16 · 525 阅读 · 0 评论 -
HDLbits 刷题 --Popcount3
A "population count" circuit counts the number of '1's in an input vector. Build a population count circuit for a 3-bit input vector.译:“人口计数”电路计算输入向量中“1”的数量。为一个3位输入向量建立一个人口计数电路。个人解法:官方解法:运行结果:原创 2024-04-12 18:26:46 · 372 阅读 · 1 评论 -
HDLbits 刷题 --Thermostat
A heating/cooling thermostat controls both a heater (during winter) and an air conditioner (during summer). Implement a circuit that will turn on and off the heater, air conditioning, and blower fan as appropriate.原创 2024-04-12 18:14:27 · 291 阅读 · 0 评论 -
HDLbits 刷题 -- Ringer
Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (inputring), your circuit must either turn on the ringer (outputringer= 1) or the motor (outputmotor= 1), b原创 2024-04-12 18:04:27 · 468 阅读 · 0 评论 -
HDLbits 刷题 --Mt2015 q4
Seemt2015_q4aandmt2015_q4bfor the submodules used here. The top-level design consists of two instantiations each of subcircuits A and B, as shown below.原创 2024-04-11 19:14:42 · 255 阅读 · 0 评论 -
HDLbits 刷题 --Mt2015 q4b
【代码】HDLbits 刷题 --Mt2015 q4b。原创 2024-04-11 19:09:08 · 148 阅读 · 0 评论 -
HDLbits 刷题 --Mt2015 q4a
【代码】HDLbits 刷题 --Mt2015 q4a。原创 2024-04-11 19:07:08 · 220 阅读 · 0 评论 -
HDLbits 刷题 --Mt2015 eq2
Create a circuit that has two 2-bit inputsA[1:0]andB[1:0], and produces an outputz. The value ofzshould be 1 ifA = B, otherwisezshould be 0.原创 2024-04-10 19:19:28 · 234 阅读 · 0 评论 -
HDLbits 刷题 --Truthtable1
In the previous exercises, we used simple logic gates and combinations of several logic gates. These circuits are examples of combinational circuits. Combinational means the outputs of the circuit is a function (in the mathematics sense) of only its inputs原创 2024-04-10 19:10:04 · 1041 阅读 · 0 评论 -
HDLbits 刷题 --7420
The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.原创 2024-04-10 18:50:33 · 209 阅读 · 0 评论 -
HDLbits 刷题 --Gates
Ok, let's try building several logic gates at the same time. Build a combinational circuit with two inputs,aandb.There are 7 outputs, each with a logic gate driving it:原创 2024-04-10 18:44:40 · 130 阅读 · 0 评论 -
HDLbits 刷题 --Exams/m2014 q4g
Exams/m2014 q4g原创 2024-04-10 18:30:33 · 227 阅读 · 0 评论 -
HDLbits 刷题 --Exams/m2014 q4f
【代码】HDLbits 刷题 --Exams/m2014 q4f。原创 2024-04-10 18:24:15 · 195 阅读 · 0 评论 -
HDLbits 刷题 --Exams/m2014 q4e
【代码】HDLbits 刷题 --Exams/m2014 q4e。原创 2024-04-10 18:20:02 · 134 阅读 · 0 评论 -
HDLbits 刷题 --Exams/m2014 q4i
【代码】HDLbits 刷题 --Exams/m2014 q4i。原创 2024-04-10 18:15:55 · 196 阅读 · 0 评论 -
HDLbits 刷题 --Exams/m2014 q4h
Implement the following circuit:原创 2024-04-10 18:13:08 · 110 阅读 · 0 评论 -
HDLbits 刷题 --Bcdadd100
Instantiate 100 copies ofbcd_faddto create a 100-digit BCD ripple-carry adder. Your adder should add two 100-digit BCD numbers (packed into 400-bit vectors) and a carry-in to produce a 100-digit sum and carry out.原创 2024-04-09 19:38:09 · 849 阅读 · 0 评论 -
HDLbits 刷题 --Adder100i
Create a 100-bit binary ripple-carry adder by instantiating 100full adders. The adder adds two 100-bit numbers and a carry-in to produce a 100-bit sum and carry out. To encourage you to actually instantiate full adders, also output the carry-out fromea原创 2024-04-08 19:46:45 · 1170 阅读 · 0 评论 -
HDLbits 刷题 --Popcount255
A "population count" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.原创 2024-04-08 18:53:11 · 291 阅读 · 0 评论 -
HDLbits 刷题 --Reduction
Given a 100-bit input vector [99:0], reverse its bit ordering.原创 2024-04-08 18:37:06 · 398 阅读 · 0 评论