Possible Causes for PLL Loss of Lock
A phase-locked loop (PLL) can lose lock for a number of reasons. The following are some common causes for the PLL to loselock. If the explanation of these causes do not resolve your issue, submit aservice request to mySupport, Altera's technical online support system.
1.Jitter on PLL input clock is out ofspecification
Excessive jitter on the input clock cancause the PLL to lose lock. For PLL input jitter specification, refer to the DCand Switching Characteristics chapter in the device family handbook.
Since the PLL acts as a low-pass filter,you can use it to filter input jitter as well. The programmable bandwidth feature allows you to control the low-pass response characteristics. To filter higher frequency jitter, use a low bandwidth setting. To track jitter, use ahigh bandwidth setting. Refer to the PLL chapter in the device family handbook to check whether the PLL in that device supports the programmable bandwidth feature.
To check whether jitter is a problem,compare your input clock’s jitter characteristics (in the frequency domain)with the PLL’s bandwidth (reported in the Quartus® II PLL Summary Report file).If your jitter frequency is within the bandwidth or falls near the edge of the bandwidth, it could be coupling through or being slightly amplified (due tojitter peaking).
2.Simultaneous switching noise (SSN)
Excessive switching no