超级会员免费看
本文介绍了System Verilog中的UVM序列基础，包括序列的构成、uvm_driver类及其工作原理，并通过get_next_item方法展示了如何在驱动器中获取并处理序列项。此外，还提及了在实际项目中的应用，所有自定义序列都应继承default_seq。文章鼓励读者进行讨论和学习，提供邮件lixingyi09@qq.com以获取相关文档。
从小父亲就教育我，做一个对社会有用的人！
What is a uvm sequence ?
UVM sequences are made up of several data items which can be put together in different ways to create interestingscenarios.They are executed by an assigned sequencer which then sends data items to the driver. Hence, sequences make upthe core stimuli of any verification plan.
Class Hierarchy
uvm_driver #(REQ,RSP)
The base class for drivers that initiate requests for new transactions via a uvm_seq_item_pull_port. The
订阅专栏 解锁全文
221
被折叠的 条评论
为什么被折叠?
到【灌水乐园】发言
