VHDL借助十进制计数器实现100进制计数器 74160

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity count100 IS
port
(
	clk:in std_logic;
	rco:out std_logic
);
end;

architecture dataflow of count100 is
SIGNAL RCO1:STD_logic;
SIGNAL RCO2:STD_logic;
SIGNAL RCOTEMP:STD_logic;
SIGNAL RCOTEMP2:STD_logic;
COMPONENT counter10 is
port
(clk,res,set: in std_logic;
d:in std_logic_vector(3 downto 0);
p,t:std_logic;
c: out std_logic_vector(3 downto 0);
cout:out std_logic;
temp:buffer std_logic_vector(3 downto 0)
);
end COMPONENT;
BEGIN

RCO<=RCO1 AND RCO2;
COUNT1: COUnter10 PORT MAP(clk=>clk,P=>'1',T=>'1',COUT=>RCO1,res=>'1',set=>'1',d=>"0000");
COUNT2: COUnter10 PORT MAP(clk=>clk,P=>RCO1,T=>'1',COUT=>RCO2,res=>'1',set=>'1',d=>"0000");
END;

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity count100 IS
port
(
	clk:in std_logic;
	rco:out std_logic
);
end;

architecture dataflow of count100 is
SIGNAL RCO1:STD_logic;
SIGNAL RCO2:STD_logic;
SIGNAL RCOTEMP:STD_logic;
SIGNAL RCOTEMP2:STD_logic;
COMPONENT counter10 is
port
(clk,res,set: in std_logic;
d:in std_logic_vector(3 downto 0);
p,t:std_logic;
c: out std_logic_vector(3 downto 0);
cout:out std_logic;
temp:buffer std_logic_vector(3 downto 0)
);
end COMPONENT;
BEGIN

RCO<=RCO1 AND RCO2;
COUNT1: COUnter10 PORT MAP(clk=>clk,P=>'1',T=>'1',COUT=>RCO1,res=>'1',set=>'1',d=>"0000");
COUNT2: COUnter10 PORT MAP(clk=>clk,P=>RCO1,T=>'1',COUT=>RCO2,res=>'1',set=>'1',d=>"0000");
END;