HDLbits9-Finite State Machines

已于 2022-07-05 09:04:39 修改
阅读量292 收藏
点赞数 1
分类专栏： HDLbits 文章标签： fpga开发
于 2022-05-02 16:37:53 首次发布
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
本文链接：https://blog.csdn.net/weixin_41543509/article/details/124084934
版权

目录

15 Finite State Machines

15.1 Simple FSM 1 (asynchronous reset)

15.2 Simple FSM 1 (synchronous reset)

15.3 Simple FSM 2 (asynchronous reset)

15.4 Simple FSM 2 (synchronous reset)

15.5 Simple state transitions 3

15.6 Simple one-hot state transitions 3

15.7 Simple FSM 3 (asynchronous reset)

15.8 Simple FSM 3 (synchronous reset)

15.9 Design a Moore FSM

15.10 Lemmings 1

15.11 Lemmings 2

15.12 Lemmings 3

15.13 Lemmings 4

15.14 One-hot FSM

15.15 PS/2 packer parser 

15.16 PS/2 packer parser and datapath

15.17 Serial receiver

15.18 Serial receiver and datapath

15.19 Serial receiver with parity checking

15.20 Sequence recognition

15.21 Design a mealy FSM

15.22 Serial two's complementer(Moore FSM)

15.23 Serial two's complementer(Mealy FSM)

15.24 FSM

15.25 FSM

15.26 FSM logic

15.27 FSM next-state logic

15.28 FSM one-hot next-state logic

15.29  FSM

15.30 One-hot FSM equations

15.31 FSM

15.32 Another FSM

15 Finite State Machines

15.1 Simple FSM 1 (asynchronous reset)

module top_module (
    input clk,
    input areset,
	 input in,
	 output out
	);
	
	parameter A = 1'b0,
				 B = 1'b1;
	reg current_state,next_state;
	
	always @(posedge clk or posedge areset)begin
		if(areset)
			current_state <= B;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			B:begin
				if(in==1'b1)
					next_state <= B;
				else
					next_state <= A;
			end
			
			A:begin
				if(in==1'b1)
					next_state <= A;
				else
					next_state <= B;
			end
		endcase
	end
	
	always @(*)begin
		case(current_state)
			B:out <= 1'b1;
			A:out <= 1'b0;
		endcase
	end
		
			
endmodule

15.2 Simple FSM 1 (synchronous reset)

module top_module (
    input clk,
    input areset,
	 input in,
	 output out
	);
	
	parameter A = 1'b0,
				 B = 1'b1;
	reg current_state,next_state;
	
	always @(posedge clk)begin
		if(reset)
			current_state <= B;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			B:begin
				if(in==1'b1)
					next_state <= B;
				else
					next_state <= A;
			end
			
			A:begin
				if(in==1'b1)
					next_state <= A;
				else
					next_state <= B;
			end
		endcase
	end
	
	always @(posedge clk)
		if(reset)
			out <= 1'b1;
		else begin
			case(next_state)
				B:out <= 1'b1;
				A:out <= 1'b0;
			endcase
		end
		
			
endmodule

15.3 Simple FSM 2 (asynchronous reset)

module top_module (
    input clk,
    input areset,
	 input j,k,
	 output reg out
	);
	
	parameter OFF = 1'b0,
				 ON = 1'b1;
	reg current_state,next_state;
	
	always @(posedge clk or posedge areset)begin
		if(areset)
			current_state <= OFF;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			OFF:begin
				if(j==1'b0)
					next_state <= OFF;
				else
					next_state <= ON;
			end
			
			ON:begin
				if(k==1'b0)
					next_state <= ON;
				else
					next_state <= OFF;
			end
		endcase
	end
	
	always @(*)begin
			case(current_state)
				OFF:out <= 1'b0;
				ON :out <= 1'b1;
			endcase
	end
			
endmodule

15.4 Simple FSM 2 (synchronous reset)

module top_module (
    input clk,
    input reset,
	 input j,k,
	 output reg out
	);
	
	parameter OFF = 1'b0,
				 ON = 1'b1;
	reg current_state,next_state;
	
	always @(posedge clk)begin
		if(reset)
			current_state <= OFF;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			OFF:begin
				if(j==1'b0)
					next_state <= OFF;
				else
					next_state <= ON;
			end
			
			ON:begin
				if(k==1'b0)
					next_state <= ON;
				else
					next_state <= OFF;
			end
		endcase
	end
	
	always @(*)begin
			case(current_state)
				OFF:out <= 1'b0;
				ON :out <= 1'b1;
			endcase
	end
			
endmodule

15.5 Simple state transitions 3

module top_module (
    input in,
    input [1:0]state,
	 output [1:0]next_state,
	 output out
	);
	parameter A = 2'b00,
				 B = 2'b01,
				 C = 2'b10,
				 D = 2'b11;
	
	always @(*)begin
		case(state)
			A:begin
				if(in==1'b0)
					next_state <= A;
				else
					next_state <= B;
			end
			
			B:begin
				if(in==1'b0)
					next_state <= C;
				else
					next_state <= B;
			end
			
			
			C:begin
				if(in==1'b0)
					next_state <= A;
				else
					next_state <= D;
			end
			
			
			D:begin
				if(in==1'b0)
					next_state <= C;
				else
					next_state <= B;
			end
		endcase
	end
	
	always @(*)begin
		case(state)
			A:out <= 1'b0;
			B:out <= 1'b0;
			C:out <= 1'b0;
			D:out <= 1'b1;
		endcase
	end
			
endmodule

15.6 Simple one-hot state transitions 3

module top_module (
    input in,
    input [3:0]state,
	 output [3:0]next_state,
	 output out
	);
	parameter A = 2'b00,
				 B = 2'b01,
				 C = 2'b10,
				 D = 2'b11;
	
	assign next_state[A]= state[A] & (~in) | state[C] &(~in);
	assign next_state[B]= state[B] & in | state[D] & in | state[A] & in;
	assign next_state[C]= state[B] & (~in) | state[D] & (~in);	
	assign next_state[D]= state[C] & in;

	
	assign out = state[3];
	
	
endmodule

15.7 Simple FSM 3 (asynchronous reset)

module top_module (
    input in,
    input clk,
	 input areset,
	 output out
	);
	parameter A = 2'b00,
				 B = 2'b01,
				 C = 2'b10,
				 D = 2'b11;
				 
	reg [1:0]current_state,next_state; 
	
	always @(posedge clk or posedge areset)
		if(areset)
			current_state <= A;
		else
			current_state <= next_state;
		
	always @(*)begin
		case(current_state)
			A:begin
				if(in==1'b0)
					next_state <= A;
				else
					next_state <= B;
			end
		
			B:begin
				if(in==1'b0)
					next_state <= C;
				else
					next_state <= B;
			end
		
			C:begin
				if(in==1'b0)
					next_state <= A;
				else
					next_state <= D;
			end
		
			D:begin
				if(in==1'b0)
					next_state <= C;
				else
					next_state <= B;
			end
		endcase
	end
	
	always@(*)begin
		case(current_state)
			A:out <= 1'b0;
			B:out <= 1'b0;
			C:out <= 1'b0;
			D:out <= 1'b1;
		endcase
	end
endmodule

15.8 Simple FSM 3 (synchronous reset)

module top_module (
    input in,
    input clk,
	 input reset,
	 output out
	);
	parameter A = 2'b00,
				 B = 2'b01,
				 C = 2'b10,
				 D = 2'b11;
				 
	reg [1:0]current_state,next_state; 
	
	always @(posedge clk)
		if(reset)
			current_state <= A;
		else
			current_state <= next_state;
		
	always @(*)begin
		case(current_state)
			A:begin
				if(in==1'b0)
					next_state <= A;
				else
					next_state <= B;
			end
		
			B:begin
				if(in==1'b0)
					next_state <= C;
				else
					next_state <= B;
			end
		
			C:begin
				if(in==1'b0)
					next_state <= A;
				else
					next_state <= D;
			end
		
			D:begin
				if(in==1'b0)
					next_state <= C;
				else
					next_state <= B;
			end
		endcase
	end
	
	always@(*)begin
		case(current_state)
			A:out <= 1'b0;
			B:out <= 1'b0;
			C:out <= 1'b0;
			D:out <= 1'b1;
		endcase
	end
endmodule

15.9 Design a Moore FSM

module top_module (
    input clk,
	 input reset,
	 input [3:1]s,
	 output fr3,
	 output fr2,
	 output fr1,
	 output dfr
	);
	parameter A = 2'b00,
				 B = 2'b01,
				 C = 2'b10,
				 D = 2'b11;
				 
	reg [1:0]current_state,next_state; 
	
	always @(posedge clk)
		if(reset)
			current_state <= 2'b0;
		else
			current_state <= next_state;
		
	always @(*)begin
		case(current_state)
			A:begin
				case(s)
					3'b001:next_state <= B;
					3'b011:next_state <= C;
					3'b111:next_state <= D;
					default : next_state <= A;
				endcase
			end
			B:begin
				case(s)
					3'b001:next_state <= B;
					3'b011:next_state <= C;
					3'b111:next_state <= D;
					default : next_state <= A;
				endcase
			end
		
			C:begin
				case(s)
					3'b001:next_state <= B;
					3'b011:next_state <= C;
					3'b111:next_state <= D;
					default : next_state <= A;
				endcase
			end
		
			D:begin
				case(s)
					3'b001:next_state <= B;
					3'b011:next_state <= C;
					3'b111:next_state <= D;
					default : next_state <= A;
				endcase
			end
			default :next_state <= A;
		endcase
	end
	
	always@(*)begin
		case(current_state)
			A:{fr1,fr2,fr3} <= 3'b111;
			B:{fr1,fr2,fr3} <= 3'b110;
			C:{fr1,fr2,fr3} <= 3'b100;
			D:{fr1,fr2,fr3} <= 3'b000;
			default:{fr1,fr2,fr3} <= 3'b0;
		endcase
	end
	
	always@(posedge clk)begin
		if(reset)
			dfr <= 1'b1;
		else if(next_state < current_state)
			dfr <= 1'b1;
		else if(next_state > current_state)
			dfr <= 1'b0;
		else
			dfr <=dfr;
	end
endmodule

15.10 Lemmings 1

module top_module (
    input clk,
	 input areset,
	 input bump_left,
	 input bump_right,
	 output walk_left,
	 output walk_right
	);
				 
	reg current_state,next_state; 
	parameter W_L = 1'b0,
				 W_R = 1'b1;
				 
	always @(posedge clk or posedge areset)begin
		if(areset)
			current_state <= W_L;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			W_L:begin
				if(bump_left)
					next_state <= W_R;
				else 
					next_state <= W_L;
			end
			
			W_R:begin
				if(bump_right)
					next_state <= W_L;
				else
					next_state <= W_R;
			end
		endcase
	end
	
	always @(*)begin
		case(current_state)
			W_L : begin
					walk_left <= 1'b1;
					walk_right <= 1'b0;
					end
			W_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b1;
					end
		endcase
	end
endmodule

15.11 Lemmings 2

module top_module (
    input clk,
	 input areset,
	 input bump_left,
	 input bump_right,
	 input ground,
	 output walk_left,
	 output walk_right,
	 output aaah
	);
				 
	reg [1:0]current_state,next_state; 

	parameter W_L = 2'b00,
				 W_R = 2'b01,
				 G_L = 2'b10,
				 G_R = 2'b11;

	always @(posedge clk or posedge areset)begin
		if(areset)
			current_state <= W_L;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			W_L:begin
				if(ground)begin
					if(bump_left)
						next_state <= W_R;
					else 
						next_state <= W_L;
				end
				else
					next_state <= G_L;
			end	
			
			W_R:begin
				if(ground)begin
					if(bump_right)
						next_state <= W_L;
					else 
						next_state <= W_R;
				end
				else
					next_state <= G_R;
			end
			
			G_L:begin
				if(ground)
					next_state <= W_L;
				else
					next_state <= G_L;		
			end
			
			G_R:begin
				if(ground)
					next_state <= W_R;
				else
					next_state <= G_R;		
			end
			//default : next_state <= W_L;
		endcase
	end
	
	always @(posedge clk or posedge areset)
		if(areset)
			aaah <= 1'b0;
		else if(!ground)
			aaah <= 1'b1;
		else
			aaah <= 1'b0;
	
	always @(*)begin
		case(current_state)
			W_L : begin
					walk_left <= 1'b1;
					walk_right <= 1'b0;
					end
			W_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b1;
					end
			default : begin
						walk_left <= 1'b0;
						walk_right <= 1'b0;
						end
		endcase
	end
	
endmodule

15.12 Lemmings 3

module top_module (
    input clk,
	 input areset,
	 input bump_left,
	 input bump_right,
	 input ground,
	 input dig,
	 output walk_left,
	 output walk_right,
	 output aaah,
	 output digging
	);
				 
	reg [5:0]current_state,next_state; 

	parameter W_L = 6'b000001,
				 W_R = 6'b000010,
				 G_L = 6'b000100,
				 G_R = 6'b001000,
				 D_L = 6'b010000,
				 D_R = 6'b100000;
				 
	always @(posedge clk or posedge areset)begin
		if(areset)
			current_state <= W_L;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			W_L:begin
				if(ground)begin
					if(!dig)begin
						if(bump_left)
							next_state <= W_R;
						else
							next_state <= W_L;
					end
					else
						next_state <= D_L;
				end
				else 
					next_state <= G_L;
			end
			
			W_R:begin
				if(ground)begin
					if(!dig)begin
						if(bump_right)
							next_state <= W_L;
						else
							next_state <= W_R;
					end
					else
						next_state <= D_R;
				end
				else
					next_state <= G_R;
			end
			
			G_L:begin
				if(ground)
					next_state <= W_L;
				else
					next_state <= current_state;
			end
			
			G_R:begin
				if(ground)
					next_state <= W_R;
				else
					next_state <= current_state;
			end
			
			D_L:begin
				if(ground)
					next_state <= current_state;
				else
					next_state <= G_L;
			end
			
			D_R:begin
				if(ground)
					next_state <= current_state;
				else
					next_state <= G_R;
			end
			default : next_state <= W_L;
		endcase
	end
			
	always @(posedge clk or posedge areset)begin
		if(areset)
			aaah <= 1'b0;
		else if(!ground)
			aaah <= 1'b1;
		else
			aaah <= 1'b0;
	end
	
	always @(*)begin
		case(current_state)
			W_L : begin
					walk_left <= 1'b1;
					walk_right <= 1'b0;
					digging <= 1'b0;
					end
			W_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b1;
					digging <= 1'b0;
					end
			D_L : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					digging <= 1'b1;
					end
			D_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					digging <= 1'b1;
					end
			default : begin
						walk_left <= 1'b0;
						walk_right <= 1'b0;
						digging <= 1'b0;
						end
		endcase
	end
	

endmodule

15.13 Lemmings 4

module top_module (
    input clk,
	 input areset,
	 input bump_left,
	 input bump_right,
	 input ground,
	 input dig,
	 output walk_left,
	 output walk_right,
	 output aaah,
	 output digging
	);
				 
	reg [8:0]current_state,next_state; 

	parameter W_L      = 8'b0000_0001,
				 W_R      = 8'b0000_0010,
				 G_L 		 = 8'b0000_0100,
				 G_R 		 = 8'b0000_1000,
				 D_L 		 = 8'b0001_0000,
				 D_R 		 = 8'b0010_0000,
				 SPLATTER = 8'b0100_0000,
				 A_H 		 = 8'b1000_0000;
	
	reg [5:0]cnt;		 
	
	always @(posedge clk or posedge areset)begin
		if(areset)
			cnt <= 6'b0;
		else if(next_state == G_L || next_state == G_R)
			cnt <= cnt+1'b1;
		else
			cnt <= 6'b0;
	end
		
	always @(posedge clk or posedge areset)begin
		if(areset)
			current_state <= W_L;
		else
			current_state <= next_state;
	end
	
	always @(*)begin
		case(current_state)
			W_L:begin
				if(ground)begin
					if(!dig)begin
						if(bump_left)
							next_state <= W_R;
						else
							next_state <= W_L;
					end
					else
						next_state <= D_L;
				end
				else 
					next_state <= G_L;
			end
			
			W_R:begin
				if(ground)begin
					if(!dig)begin
						if(bump_right)
							next_state <= W_L;
						else
							next_state <= W_R;
					end
					else
						next_state <= D_R;
				end
				else
					next_state <= G_R;
			end
			
			G_L:begin
				if(ground)
					next_state <= W_L;
				else if(cnt == 6'd20)
					next_state <= SPLATTER;
				else
					next_state <= current_state;
			end
			
			G_R:begin
				if(ground)
					next_state <= W_R;
				else if(cnt == 6'd20)
					next_state <= SPLATTER;
				else
					next_state <= current_state;
			end
			
			D_L:begin
				if(ground)
					next_state <= current_state;
				else
					next_state <= G_L;
			end
			
			D_R:begin
				if(ground)
					next_state <= current_state;
				else
					next_state <= G_R;
			end
			
			SPLATTER : begin
				if(ground)
					next_state <= A_H;
				else
					next_state <= current_state;
			end
			
			A_H : begin
				next_state <= A_H;
			end
			default : next_state <= W_L;
		endcase
	end
			
	
	always @(*)begin
		case(current_state)
			W_L : begin
					walk_left <= 1'b1;
					walk_right <= 1'b0;
					aaah <= 1'b0;
					digging <= 1'b0;
					end
			W_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b1;
					aaah <= 1'b0;
					digging <= 1'b0;
					end
			G_L : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					aaah <= 1'b1;
					digging <= 1'b0;
					end
			G_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					aaah <= 1'b1;
					digging <= 1'b0;
					end
					
			D_L : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					aaah <= 1'b0;
					digging <= 1'b1;
					end
			D_R : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					aaah <= 1'b0;
					digging <= 1'b1;
					end
			SPLATTER : begin
					walk_left <= 1'b0;
					walk_right <= 1'b0;
					aaah <= 1'b1;
					digging <= 1'b0;
					end
					
			default : begin
						walk_left <= 1'b0;
						walk_right <= 1'b0;
						aaah <= 1'b0;
						digging <= 1'b0;
						end
		endcase
	end
	

endmodule

15.14 One-hot FSM

module top_module (
    input in,
	 input [9:0]state,
	 output [9:0]next_state,
	 output out1,
	 output out2
	);
				 
	parameter S0 = 4'd0,
				 S1 = 4'd1,
				 S2 = 4'd2,
				 S3 = 4'd3,
				 S4 = 4'd4,
				 S5 = 4'd5,
				 S6 = 4'd6,
				 S7 = 4'd7,
				 S8 = 4'd8,
				 S9 = 4'd9;
		
		assign next_state[S0] = (state[S0] | state[S1] | state[S2] | state[S3] | state[S4] | state[S7] | state[S8] | state[S9]) & (~in);
		assign next_state[S1] = (state[S0] | state[S8] | state[S9]) & in;
		assign next_state[S2] = state[S1] & in;
		assign next_state[S3] = state[S2] & in;
		assign next_state[S4] = state[S3] & in;
		assign next_state[S5] = state[S4] & in;
		assign next_state[S6] = state[S5] & in;
		assign next_state[S7] = (state[S6] | state[7]) & in;
		assign next_state[S8] = state[S5] & (~in);
		assign next_state[S9] = state[S6] & (~in);
		
		assign out1 = state[S8] | state[S9];
		assign out2 = state[S9] | state[S7];
endmodule

15.15 PS/2 packer parser 

module top_module (
    input clk,
	 input [7:0]in,
	 input reset,
	 output done
	);
				 
	parameter S1 = 4'b0001,           //bit3
				 S2 = 4'b0010,           //bit2
				 S3 = 4'b0100,           //bit1
				 S4 = 4'b1000;           //传输完成
	
	reg [3:0]current_state,next_state;
	
	always @(posedge clk)begin
		if(reset)
			current_state <= S1;
		else
			current_state <= next_state;
	end
	
	always@(*)begin
		case(current_state)
			S1:begin
				if(in[3])
					next_state <= S2;
				else
					next_state <= S1;
			end
			
			S2:begin
				next_state <= S3;
			end
			
			S3:begin
				next_state <= S4;
			end
				
			S4:begin
				if(in[3])
					next_state <= S2;
				else
					next_state <= S1;
			end
			default : next_state <= S1;
		endcase
	end
	
	assign done = (current_state == S4);
		
endmodule

15.16 PS/2 packer parser and datapath

module top_module (
    input clk,
	 input [7:0]in,
	 input reset,
	 output [23:0]out_bytes,
	 output done
	);
				 
	parameter S1 = 4'b0001,           //bit3
				 S2 = 4'b0010,           //bit2
				 S3 = 4'b0100,           //bit1
				 S4 = 4'b1000;           //传输完成
	
	reg [3:0]current_state,next_state;
	
	always @(posedge clk)begin
		if(reset)
			current_state <= S1;
		else
			current_state <= next_state;
	end
	
	always@(*)begin
		case(current_state)
			S1:begin
				if(in[3])
					next_state <= S2; 
				else
					next_state <= S1;
			end
			
			S2:begin
				next_state <= S3;
			end
			
			S3:begin
				next_state <= S4;
			end
				
			S4:begin
				if(in[3])
					next_state <= S2;
				else
					next_state <= S1;
			end
			default : next_state <= S1;
		endcase
	end
	
	assign done = (current_state == S4);
	
	always @(posedge clk)
		if(reset)
			out_bytes <= 24'd0;
		else
		out_bytes <= {out_bytes[15:0],in};
		
endmodule

15.17 Serial receiver

module top_module (
    input clk,
	 input in,
	 input reset,
	 output done
	);
				 
	parameter START = 5'd0,
				 BIT1  = 5'd1,           
				 BIT2  = 5'd2,           
				 BIT3  = 5'd3,           
				 BIT4  = 5'd4,
				 BIT5  = 5'd5,
				 BIT6  = 5'd6,
				 BIT7  = 5'd7,
				 BIT8  = 5'd8,
				 END   = 5'd9,
				 DONE	 = 5'd10,
				 WAIT = 5'd11;
	
	reg [4:0]current_state,next_state;
	
	always @(posedge clk)begin
		if(reset)
			current_state <= START;
		else
			current_state <= next_state;
	end
	
	always@(*)begin
		case(current_state)
			START : begin
				if(!in)
					next_state <= BIT1;
				else
					next_state <= START;
			end
			
			BIT1 : begin
				next_state <= BIT2;
			end
			
			BIT2 : begin
				next_state <= BIT3;
			end
			
			BIT3 : begin
				next_state <= BIT4;
			end
			
			BIT4 : begin
				next_state <= BIT5;
			end
			
			BIT5 : begin
				next_state <= BIT6;
			end
			
			BIT6 : begin
				next_state <= BIT7;
			end
			
			BIT7 : begin
				next_state <= BIT8;
			end
			
			BIT8 : begin
				next_state <= END;
			end
			
			END : begin
				if(in)
					next_state <= DONE;
				else
					next_state <= WAIT;
			end
			
			DONE : begin
				if(in)
					next_state <= START;
				else
					next_state <= BIT1;
			end
			
			WAIT : begin
				if(in)
					next_state <= START;
				else
					next_state <= WAIT;
			end
			
			default next_state <= START;
		endcase
	end
	
	
	
	assign done = (current_state == DONE);
	
endmodule

15.18 Serial receiver and datapath

module top_module (
    input clk,
	 input in,
	 input reset,
	 output done,
	 output [7:0]out_byte
	);
				 
	parameter START = 5'd0,
				 BIT1  = 5'd1,           
				 BIT2  = 5'd2,           
				 BIT3  = 5'd3,           
				 BIT4  = 5'd4,
				 BIT5  = 5'd5,
				 BIT6  = 5'd6,
				 BIT7  = 5'd7,
				 BIT8  = 5'd8,
				 END   = 5'd9,
				 DONE	 = 5'd10,
				 WAIT = 5'd11;
	
	reg [4:0]current_state,next_state;
	
	reg [7:0]r_out_byte;
	
	always @(posedge clk)begin
		if(reset)
			current_state <= START;
		else
			current_state <= next_state;
	end
	
	always@(*)begin
		case(current_state)
			START : begin
				if(!in)
					next_state <= BIT1;
				else
					next_state <= START;
			end
			
			BIT1 : begin
				next_state <= BIT2;
				r_out_byte[0] <= in;
			end
			
			BIT2 : begin
				next_state <= BIT3;
				r_out_byte[1] <= in;
			end
			
			BIT3 : begin
				next_state <= BIT4;
				r_out_byte[2] <= in;
			end
			
			BIT4 : begin
				next_state <= BIT5;
				r_out_byte[3] <= in;
			end
			
			BIT5 : begin
				next_state <= BIT6;
				r_out_byte[4] <= in;
			end
			
			BIT6 : begin
				next_state <= BIT7;
				r_out_byte[5] <= in;
			end
			
			BIT7 : begin
				next_state <= BIT8;
				r_out_byte[6] <= in;
			end
			
			BIT8 : begin
				next_state <= END;
				r_out_byte[7] <= in;
			end
			
			END : begin
				if(in)
					next_state <= DONE;
				else
					next_state <= WAIT;
			end
			
			DONE : begin
				if(in)
					next_state <= START;
				else
					next_state <= BIT1;
			end
			
			WAIT : begin
				if(in)
					next_state <= START;
				else
					next_state <= WAIT;
			end
			
			default next_state <= START;
		endcase
	end
	
	
	
	assign done = (current_state == DONE);
	assign out_byte = (current_state==DONE) ? r_out_byte : 8'b0
endmodule

15.19 Serial receiver with parity checking

15.20 Sequence recognition

15.21 Design a mealy FSM

15.22 Serial two's complementer(Moore FSM)

15.23 Serial two's complementer(Mealy FSM)

15.24 FSM

15.25 FSM

15.26 FSM logic

15.27 FSM next-state logic

15.28 FSM one-hot next-state logic

15.29  FSM

15.30 One-hot FSM equations

15.31 FSM

15.32 Another FSM

FPGA终成恶龙
关注
  • 1
    点赞
  • 踩
  • 0
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
专栏目录
HDLbits笔记-Finite State Machines
小虎哥的博客
04-20 325
这一模块中前面的相对简单，所以没有进行记录。主要注意同步复位还是异步复位即可，具体关于同步复位和异步复位的比较请见之前的博客链接: 同步复位异步复位的比较. Fsm3 题目：实现以下状态的转换。注意异步复位。。。 module top_module( input clk, input in, input areset, output out); // reg [1:0] state,next_state; parameter A = 2'b00;
HDLBits刷题合集—15 Finite State Machines-1
GitHDL的博客
06-18 1399
HDLBits刷题合集—15 Finite State Machines-1 HDLBits-120 Fsm1 Problem Statement 这是一个Moore型状态机，有两个状态，一个输入，一个输出。实现此状态机。注意重置状态是B。 这个练习与下一题fsm1s相同，但是使用异步重置。 代码如下： module top_module ( input clk, input in, input areset, output out ); parameter A=0, B=1; reg
HDL_bits Finite State Machines 部分（Lemmings1到Fsm ps2data）
最新发布
bici_1的博客
04-16 268
写完忘记记录，直接点到下一题，再点回来代码就没有了，懒得再写一遍了。
Verilog HDLBits 第十九期：3.2.9 Finite State Machines（3.2.5.21-3.2.5.26）
weixin_51915958的博客
01-29 755
前言 HDLbits网站如下 Problem sets - HDLBits (01xz.net) 从本期开始我们继续HDLbits第三章Circuits的学习，本期的内容是Finite State Machines有限状态机的第五小节（3.2.5.21-3.2.5.26） 3.2.5.21 Q8:Design a Mealy FSM(Exams/ece241 2013 q8) 实现一个 Mealy 型有限状态机，该状态机可识别名为 x 的输入信号上的序列"101"。您的 FSM 应具有输出信
刷完这套题，我才发现Verilog原来如此简单----HDLBits答案系列 -- Finite State Machine
孤独的单刀
09-19 9587
给大家推荐一个非常好的练习Verilog的网站，有一两百道题，基本涵盖了Verilog语法的方方面面，是一个非常好的入门学习网站。网站连接：HDLBits
HDLBits刷题合集—18 Finite State Machines-4
GitHDL的博客
08-01 649
HDLBits刷题合集—18 Finite State Machines-4 HDLBits-140 Exams/ece241 2013 q8 Problem Statement 实现一个Mealy型有限状态机，该状态机可以识别“101”序列，其输入信号命名为x。当检测到“101”序列时，状态机的输出信号将置为逻辑1。该状态机执行低电平有效的异步复位。它可能只有3个状态，而且可以识别重叠的序列。 状态转换图如下： 代码如下： module top_module ( input clk, i
FSMPP - Finite State Machines in C++-开源
04-28
有限状态机（Finite State Machine，FSM）是一种计算模型，常用于处理具有固定数量状态的系统，这些系统根据特定输入或事件从一个状态转换到另一个状态。FSMPP是一个专门针对C++编程语言设计的开源库，它为开发者...
finite-state-machines
03-14
有限状态机（Finite State Machines, FSM）是一种...通过实践finite-state-machines-master项目中的代码，你可以掌握如何在Java中有效地构建和管理状态机，这对于处理复杂逻辑问题或者需要动态响应输入的系统特别有用。
modeling-software-with-finite-state-machines-a-practical-approach
05-12
Modeling Software with Finite State Machines: A Practical Approach explains how to apply finite state machines to software development. It provides a critical analysis of using finite state machines ...
Simple-Finite-State-Machine-For-Arduino:Arduino的有限状态机实现
05-01
Arduino的有限状态机 Arduino的有限状态机实现 查看示例以弄清楚它是如何工作的：D如果您对更多文档感兴趣，请告诉我。 给我发送电子邮件或给该项目一颗星 特征： 多状态 输入运行和输出回调 状态独立计时器（RUN_...
relational-finite-state-machine
05-18
关系有限状态机此项目是PoC，用于创建Relational Extendable Menu组件。 即使我们尽可能通用地构建它，它也可以满足我们的需求。 此示例中的关系意味着，祖先及其后代之间的关系必须清楚，才能过滤出后代的子代。...
HDL bits 网站刷题答案
11-08
这是HDL bits 刷题网站上的答案 大家可以参考下，里面的答案很全面，仅供参考，想要提升还是需要自己写，而不是嫖
Verilog学习笔记HDLBits——Finite State Machines(1)
bigRr的博客
07-24 641
一、Finite State Machines ## 1.Simple FSM 1(asychronous reset) **Practice**:This is a Moore state machine with two states, one input, and one output. Implement this state machine. Notice that the reset state is B. This exercise is the same as fsm1s, but usin
Verilog HDLBits 第十七期：3.2.7 Finite State Machines（3.2.5.10-3.2.5.13）
weixin_51915958的博客
01-22 521
前言 HDLbits网站如下 Problem sets - HDLBits (01xz.net) 从本期开始我们继续HDLbits第三章Circuits的学习，本期的内容是Finite State Machines有限状态机的第三小节（3.2.5.10-3.2.5.13） 3.2.5.10 Lemmings1(Lemmings1) Lemmings 游戏涉及大脑相当简单的小动物。如此简单，我们将使用有限状态机对其进行建模。 下面是一输入一输出四状态的摩尔状态机的状态转移表。使用以下状态编码.
Verilog HDLBits 第十八期：3.2.8 Finite State Machines（3.2.5.14-3.2.5.20）
weixin_51915958的博客
01-28 606
前言 HDLbits网站如下 Problem sets - HDLBits (01xz.net) 从本期开始我们继续HDLbits第三章Circuits的学习，本期的内容是Finite State Machines有限状态机的第四小节（3.2.5.14-3.2.5.20） 3.2.5.14One-hot FSM(Fsm onehot) 给定以下具有一个输入和两个输出的状态机。 假设该状态机使用独热编码，其中state[0]到state[9]分别对应于状态S0到S9。除非另有规定，否..
HDLBits 系列（8）——Sequential Logic（Finite State Machines（一））
Bronceyang的博客
09-09 1038
目录 3.2 Sequential Logic 3.2.5 Finite State Machines 1.Simple FSM 1 (asynchronous reset) 2.Simple FSM 1 (synchronous reset) 3.Simple FSM 2 (asynchronous reset) 4.Simple FSM 2 (synchronous reset) 5.Simple state transitions 3 6.Simple one-hot st...
HDLBits刷题合集—17 Finite State Machines-3
GitHDL的博客
07-26 1009
HDLBits刷题合集—17 Finite State Machines-3 HDLBits-133 Fsm onehot Problem Statement 给定以下具有1个输入和2个输出的状态机： 假设此状态机使用独热编码，其中state[0]至state[9]分别对应于状态S0至S9。 除非另有说明，否则输出为零。 实现状态机的状态转换逻辑和输出逻辑部分（但不实现状态触发器）。 你将给定state[9：0]中的当前状态，并且必须产生next_state [9：0]和两个输出。通过假设独热编码，通过检验
HDLBits刷题合集—19 Finite State Machines-5
GitHDL的博客
08-01 1058
HDLBits刷题合集—19 Finite State Machines-5 HDLBits-146 Exams/m2014 q6b Problem Statement 考虑下面显示的状态机，它有一个输入w和一个输出z。 假设你希望使用三个触发器和状态码y [3：1] = 000、001，…，101分别用于状态A，B，…，F来实现FSM。 显示此FSM的状态分配表。 推导触发器y[2]的次态表达式。 仅实现y[2]的下一状态逻辑。 状态转换表如下所示： 代码如下： module top_module (
finite-state transducer描述
06-04
Finite-state transducer (FST)是一种计算模型，用于将输入序列映射到输出序列。它是有限状态机的一种类型，由状态、转移和输出组成。FST通常由两个有限状态自动机组成：一个输入自动机和一个输出自动机，输入自动机...

“相关推荐”对你有帮助么？

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值