HDLBits习题总结
习题网站: HDLBits.
Verilog Language
Circuits
Combinational Logic
Sequential Logic
Finite State Machines
Simple FSM 1 (asynchronous reset) —— Design a Moore FSM
PS/2 packet parser —— Sequence recognition
Q8: Design a Mealy FSM —— Q2b: Another FSM