解决Modelsim仿真DDR IP core时报vlog-2902错误

最新推荐文章于 2023-07-25 18:23:19 发布

终南小师傅

最新推荐文章于 2023-07-25 18:23:19 发布

阅读量1.6k

点赞数 4

分类专栏： FPGA

本文链接：https://blog.csdn.net/xyh627733894/article/details/76994067

版权

在Modelsim 10.1C及以上版本仿真DDR IP时遇到vlog-2902错误。官方建议通过'-suppress 2902'命令忽略警告，但实际操作中位置不明确。解决方法是在命令行添加'vlog -incr -suppress 2902+incdir+. +define+x4Gb +define+sg107E +define+x16 ddr3_model.v'。

摘要由CSDN通过智能技术生成

在使用Modelsim 10.1C以上版本进行DDR IP core仿真时会报如下错误：

Error: (vlog-2902) ddr2_model_parameters_c3.vh(214): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else

之前三水兄在博客中给出解决办法，实测并不能解决这个问题。

首先看一下Xilinx官方给出的答复：

Modelsim 10.1c release note sates as :
Product Changes in 10.1c
Release 10.1b introduced a new error, number 2902. By default in the 10.1x series of releases this should have been a warning. In future releases this will become a suppressible error. If you use Modelsim 10.1c, you can complete compling although the following warning appeasr: ** Warning: (vlog-2902) ddr2_model_parameters_c3.vh(214): A `define was found on the same line as a SystemVerilog `ifdef, `ifndef, `elsif, or `else.
A workaround for this error is to tell the simulator that the error message can be ignored with the command:
"-suppress 2902"