METRICS-BASED VERIFICATION

原文链接:https://www.intrinsix.com/metrics-based-soc-verification

Complex SoC Verification

Verification is the process by which a design is checked against the specification to ensure that it satisfies all requirements. The verification process is done independent of design, most critically by separate verification experts. In the digital domain, there are established and continually improving tools, languages and methodologies to enable robust verification: OVM, UVM to name a few of the currently popular methodologies. These tools allow rapid testing of circuit response to a wide range of automatically generated inputs, and metrics such as coverage by which the completeness of the verification effort is judged.

The Intrinsix verification teams are experts in complex ASIC, SoC, FPGA and system verification. Our extensive experience in designing processor-based SoCs has allowed our teams to pioneer the development of transactor-based hardware and software verification methodologies.

Our verification team understands which tools and methods to apply at the appropriate time based upon the types of designs and application areas. We do not believe in a “one size fits all” methodology. Rather, we use appropriate tools where needed.

Our verification services are comprehensive and include:

  • Verification Requirements Specification Development
  • Detailed chip-level and sub-module verification plans
  • Build Environments
  • Regression test environments
  • SoC verification environments
  • Verification Developers Kit-based environments
  • Code Coverage Analysis
  • Traditional testbench development
  • Design Reviews / Code Reviews
  • Source Code Control Environments
  • Script Development

Advanced Hardware and Software Co-Verification Solutions

Intrinsix has pioneered verification methodologies which utilize transactor-based verification to dramatically accelerate the development of verification suites focused upon SoC integration.

SoC verification is defined as a problem where the whole is greater than the sum of its parts. It is not sufficient to think of a SoC as merely the interconnection of pre-verified IP. While an important aspect of SoC verification is indeed verifying the correct interconnection of the SoC building blocks, it also includes HW/SW co-verification, verification of clock, reset, power control, and DFT sub-systems, and verification of performance metrics. A SoC verification environment must integrate software development tools that enable HW/SW co-verification and bare-metal driver development. A SoC verification environment developed using a standard verification re-use methodology (such as UVM) allows for integration of reusable verification IP that is currently available for the standard interfaces found on a SoC (e.g., AMBA, PCIe, USB, Ethernet, DDR-3.) A SoC verification environment must be flexible enough to span everything from BootROM verification to post-layout gate-level simulations.

It is well proven that the cost to fix a bug increases exponentially as products move through the development cycle. Finding bugs early in the design cycle reduces the cost of fixing a bug. Early bug detection applies in particular for complex SoCs considering the high cost of a device respin or releasing new firmware to customers. Tests developed during the verification phase can be directly ported to post-silicon lab testing, reducing the amount of time needed in the lab. Inadequate verification typically results in failure. The only way to ensure first-pass success is to employ modern metrics-driven functional verification as an integral part of any SoC development.

How we approach SoC Verification Projects

Intrinsix engineers are experts in IP integration and SoC verification and have completed hundreds of SoC verification projects ranging from simple single processors devices to complex multi-processor devices. By deploying the Intrinsix re-usable and flexible UVM-based SoC verification platform, we can very quickly have a SoC verification environment up and running. This streamlined approach reduces overall project schedule and cost. The Intrinsix Embedded Software team works alongside the verification team to develop bare metal drivers that allow for more efficient and effective testing, and which can be ported directly to post-silicon verification testing, again reducing overall project schedule and cost. Intrinsix uses a requirement-based metrics-driven verification methodology, and thorough verification reviews with the customer, to ensure high quality of verification and first-pass silicon success.

Many SoCs and ASICs Require Mixed-Signal Verification

Mixed-signal verification is the evolving practice of applying robust digital verification tools and techniques to the problem of verifying mixed-signal ICs. Because the analog portions of mixed-signal circuits operate on a continuum of voltages and frequencies, mixed-signal verification presents particular challenges. Special drivers must be developed to allow the automatic generation of analog stimulus; special monitors must be constructed by which the (often) analog response to stimulus can be captured; and pass/fail criteria must be developed which is unique to different kinds of analog circuits. Only with all three of these components (Special Drivers, Monitors and pass/fail criteria) in place can verification be automated. The verification process can also discover ambiguities in the specification, forcing resolution and agreement when it is least expensive.

How we approach mixed-signal verification projects

Intrinsix has been at the forefront of mixed-signal verification and was an early adopter of mixed-signal verification tools. Intrinsix has developed an approach to analog modeling which significantly reduces simulation time during the verification stage while preserving the traceability of the results to actual transistor level circuits. We have a library of models we can quickly adapt to most types of analog circuits.

Intrinsix has also developed a collection of stimulus drivers which, along with measurement infrastructure for extracting critical performance parameters from simulation runs, enables automated pass/fail evaluation. With each new verification effort, the library of these stimulus and monitor blocks grows, significantly cutting the time necessary for us to develop the verification setup specific to your custom mixed-signal IC.

The Role of Verification IP in SoC and ASIC Verification

Verification IP (VIPs), sometimes referred to as Verification Components, are modular blocks that interact with your design to exercise the functionality that has been built. The use of already proven VIPs can shorten the verification schedule, increase the productivity of your verification team, and give a higher quality of results. VIPs can be as simple as a block that verifies that an interrupt occurs at the correct time, to exercising an interface to the standard including all error cases, to testing that all the expected DMA transfers have occurred.

Verification, as most engineers know, is a labor intensive process and can be as much as two times or more the effort of design. Most often, in a large SoC, the completion of the verification effort is the long pole in completing a design. Customers who engage in verification efforts must develop the verification test benches and the necessary components all of which requires time and expense. The alternative is to purchase VIP from 3rd party vendors and then work to understand it and integrate it which brings with it many unique challenges.

Our approach to developing and using verification IP

Intrinsix has developed our own Verification IP and has successfully used it on many designs to help improve schedule and reduce cost. Our VIP has been designed to increase a verification team’s productivity with solutions based on re-useable V IP blocks. These cost effective solutions are available in several standard interfaces and high-level verification languages. The VIP blocks are easily controlled during testing and are configurable to match the existing test bench environment. System level scenarios are easily created and controlled. Our VIP components easily integrate into your existing test environment.

在这里插入图片描述

  • 1
    点赞
  • 1
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
完整版:https://download.csdn.net/download/qq_27595745/89522468 【课程大纲】 1-1 什么是java 1-2 认识java语言 1-3 java平台的体系结构 1-4 java SE环境安装和配置 2-1 java程序简介 2-2 计算机中的程序 2-3 java程序 2-4 java类库组织结构和文档 2-5 java虚拟机简介 2-6 java的垃圾回收器 2-7 java上机练习 3-1 java语言基础入门 3-2 数据的分类 3-3 标识符、关键字和常量 3-4 运算符 3-5 表达式 3-6 顺序结构和选择结构 3-7 循环语句 3-8 跳转语句 3-9 MyEclipse工具介绍 3-10 java基础知识章节练习 4-1 一维数组 4-2 数组应用 4-3 多维数组 4-4 排序算法 4-5 增强for循环 4-6 数组和排序算法章节练习 5-0 抽象和封装 5-1 面向过程的设计思想 5-2 面向对象的设计思想 5-3 抽象 5-4 封装 5-5 属性 5-6 方法的定义 5-7 this关键字 5-8 javaBean 5-9 包 package 5-10 抽象和封装章节练习 6-0 继承和多态 6-1 继承 6-2 object类 6-3 多态 6-4 访问修饰符 6-5 static修饰符 6-6 final修饰符 6-7 abstract修饰符 6-8 接口 6-9 继承和多态 章节练习 7-1 面向对象的分析与设计简介 7-2 对象模型建立 7-3 类之间的关系 7-4 软件的可维护与复用设计原则 7-5 面向对象的设计与分析 章节练习 8-1 内部类与包装器 8-2 对象包装器 8-3 装箱和拆箱 8-4 练习题 9-1 常用类介绍 9-2 StringBuffer和String Builder类 9-3 Rintime类的使用 9-4 日期类简介 9-5 java程序国际化的实现 9-6 Random类和Math类 9-7 枚举 9-8 练习题 10-1 java异常处理 10-2 认识异常 10-3 使用try和catch捕获异常 10-4 使用throw和throws引发异常 10-5 finally关键字 10-6 getMessage和printStackTrace方法 10-7 异常分类 10-8 自定义异常类 10-9 练习题 11-1 Java集合框架和泛型机制 11-2 Collection接口 11-3 Set接口实现类 11-4 List接口实现类 11-5 Map接口 11-6 Collections类 11-7 泛型概述 11-8 练习题 12-1 多线程 12-2 线程的生命周期 12-3 线程的调度和优先级 12-4 线程的同步 12-5 集合类的同步问题 12-6 用Timer类调度任务 12-7 练习题 13-1 Java IO 13-2 Java IO原理 13-3 流类的结构 13-4 文件流 13-5 缓冲流 13-6 转换流 13-7 数据流 13-8 打印流 13-9 对象流 13-10 随机存取文件流 13-11 zip文件流 13-12 练习题 14-1 图形用户界面设计 14-2 事件处理机制 14-3 AWT常用组件 14-4 swing简介 14-5 可视化开发swing组件 14-6 声音的播放和处理 14-7 2D图形的绘制 14-8 练习题 15-1 反射 15-2 使用Java反射机制 15-3 反射与动态代理 15-4 练习题 16-1 Java标注 16-2 JDK内置的基本标注类型 16-3 自定义标注类型 16-4 对标注进行标注 16-5 利用反射获取标注信息 16-6 练习题 17-1 顶目实战1-单机版五子棋游戏 17-2 总体设计 17-3 代码实现 17-4 程序的运行与发布 17-5 手动生成可执行JAR文件 17-6 练习题 18-1 Java数据库编程 18-2 JDBC类和接口 18-3 JDBC操作SQL 18-4 JDBC基本示例 18-5 JDBC应用示例 18-6 练习题 19-1 。。。

“相关推荐”对你有帮助么?

  • 非常没帮助
  • 没帮助
  • 一般
  • 有帮助
  • 非常有帮助
提交
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值