并转串-Verilog

//五位并转串
module paraller2serial(
	input       clk,
	input       rst_n,
	input [4:0] data_in,
	input       en,
	output      data_out
    );
	 
	reg [4:0] data;
	
	always @ (posedge