Verilog刷题-11-7458

题目描述

  • 文字描述
    The 7458 is a chip with four AND gates and two OR gates. This problem is slightly more complex than 7420.
    Create a module with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an assign statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates. For extra practice, try it both ways.
    一句话,就是两种方式实现7458
  • 图示
    在这里插入图片描述

代码

方法1

module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    assign p1y = (p1a&p1b&p1c)|(p1f&p1e&p1d);
    assign p2y = (p2a&p2b)|(p2c&p2d);

endmodule

方法2

module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    wire w1,w2,w3,w4;
    
    assign w1 = (p1a&p1b&p1c);
    assign w2 = (p1f&p1e&p1d);
    assign p1y = w1|w2;
    
    assign w3 = (p2a&p2b);
    assign w4 = (p2c&p2d);
    assign p2y = w3|w4;

endmodule

结果

在这里插入图片描述
在这里插入图片描述

题目网址

https://hdlbits.01xz.net/wiki/7458

  • 2
    点赞
  • 1
    收藏
    觉得还不错? 一键收藏
  • 0
    评论
评论
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值