STA概念:一文了解NLDM与CCS

本文介绍了静态时序分析(STA)中的两种cell延迟模型——NLDM(非线性延迟模型)和CCS(复合电流源模型)。NLDM包括driver和receiver模型,但在小尺寸工艺中面临电阻和Miller效应问题。相比之下,CCS模型解决了这些问题,提供更精确的延迟和电流波形描述,尤其是在处理大电阻net和Miller效应时表现优越。

摘要生成于 C知道 ,由 DeepSeek-R1 满血版支持, 前往体验 >

对于cell的delay的计算,由于规模的原因,是不可能通过晶体管级仿真进行的。

所以引入了静态时序分析的概念。

而在静态时序分析中,cell delay,是通过查找表并进行插值来得到的,从而大大减少了计算量,提高了工具的运行速度。

对cell delay的表征(characterization),有两种形式。

CCS:composite current source

NLDM:non linear delay model

CCS,已经被引用多年。目前,与nldm一样,已经成为了单元库的标配。

本文将简单介绍一下两种delay model,以及他们的区别。

NLDM

nldm是最早引入的技术。在65nm以及之前,一直是一种可靠的迅速得到cell的delay的方法。

nldm包括 nldm driver model 和 nldm receiver model

NLDM

nldm driver model

nldm表征的是cell的input到ouput的delay值以及输出的transition time。

如图,我们以一个反相器为例,在o

iming,timing,timing!Thatisthemainconcernofadigitaldesigner chargedwithdesigningasemiconductorchip.Whatisit,howisit described,andhowdoesoneverifyit?Thedesignteamofalarge digitaldesignmayspendmonthsarchitectinganditeratingthedesignto achievetherequiredtimingtarget.Besidesfunctionalverification,thetim- ingclosureisthemajormilestonewhichdictateswhenachipcanbere- leasedtothesemiconductorfoundryforfabrication.Thisbookaddresses thetimingverificationusingstatictiminganalysisfornanometerdesigns. Thebookhasoriginatedfrommanyyearsofourworkingintheareaof timingverificationforcomplexnanometerdesigns.Wehavecomeacross manydesignengineerstryingtolearnthebackgroundandvariousaspects ofstatictiminganalysis.Unfortunately,thereisnobookcurrentlyavail- ablethatcanbeusedbyaworkingengineertogetacquaintedwiththede- tailsofstatictiminganalysis.Thechipdesignerslackacentralreferencefor informationontiming,thatcoversthebasicstotheadvancedtimingverifi- cationproceduresandtechniques. Thepurposeofthisbookistoprovideareferenceforbothbeginnersas wellasprofessionalsworkingintheareaofstatictiminganalysis.Thebook T PREFACE xvi isintendedtoprovideablendoftheunderlyingtheoreticalbackgroundas wellasin-depthcoverageoftimingverificationusingstatictiminganaly- sis.Thebookcoverstopicssuchascelltiming,interconnect,timingcalcula- tion,andcrosstalk,whichcanimpactthetimingofananometerdesign.It describeshowthetiminginformationisstoredincelllibrarieswhichare usedbysynthesistoolsandstatictiminganalysistoolstocomputeandver- ifytiming. ThisbookcoversCMOSlogicgates,celllibrary,timingarcs,waveform slew,cellcapacitance,timingmodeling,interconnectparasiticsandcou- pling,pre-layoutandpost-layoutinterconnectmodeling,delaycalculation, specificationoftimingconstraintsforanalysisofinternalpathsaswellas IOinterfaces.Advancedmodelingconceptssuchascompositecurrent source(CCS)timingandnoisemodels,powermodelingincludingactive andleakagepower,andcrosstalkeffectsontimingandnoisearedescribed. Thestatictiminganalysistopicscoveredstartwithverificationofsimple blocksparticularlyusefulforabeginnertothisarea.Thetopicsthenextend tocomplexnanometerdesignswithconceptssuchasmodelingofon-chip variations,clockgating,half-cycleandmulticyclepaths,falsepaths,aswell astimingofsourcesynchronousIOinterfacessuchasforDDRmemoryin- terfaces.Timinganalysesatvariousprocess,environmentandinterconnect cornersareexplainedindetail.Usageofhierarchicaldesignmethodology involvingtimingverificationoffullchipandhierarchicalbuildingblocksis coveredindetail.Thebookprovidesdetaileddescriptionsforsettingup thetiminganalysisenvironmentandforperformingthetiminganalysisfor variouscases.Itdescribesindetailhowthetimingchecksareperformed andprovidesseveralcommonlyusedexamplescenariosthathelpillustrate theconcepts.Multi-modemulti-corneranalysis,powermanagement,as wellasstatisticaltiminganalysesarealsodescribed. Severalchaptersonbackgroundreferencematerialsareincludedintheap- pendices.TheseappendicesprovidecompletecoverageofSDC,SDFand SPEFformats.Thebookdescribeshowtheseformatsareusedtoprovide informationforstatictiminganalysis.TheSDFprovidescellandintercon- nectdelaysforadesignunderanalysis.TheSPEFprovidesparasiticinfor- mation,whicharetheresistanceandcapacitancenetworksofnetsina PREFACE xvii design.BothSDFandSPEFareindustrystandardsandaredescribedinde- tail.TheSDCformatisusedtoprovidethetimingspecificationsorcon- straintsforthedesignunderanalysis.Thisincludesspecificationofthe environmentunderwhichtheanalysismusttakeplace.TheSDCformatis adefactoindustrystandardusedfordescribingtimingspecifications. Thebookistargetedforprofessionalsworkingintheareaofchipdesign, timingverificationofASICsandalsoforgraduatestudentsspecializingin logicandchipdesign.Professionalswhoarebeginningtousestatictiming analysisorarealreadywell-versedinstatictiminganalysiscanusethis booksincethetopicscoveredinthebookspanawiderange.Thisbook aimstoprovideaccesstotopicsthatrelatetotiminganalysis,witheasy-to- readexplanationsandfiguresalongwithdetailedtimingreports. Thebookcanbeusedasareferenceforagraduatecourseinchipdesign andasatextforacourseintimingverificationtargetedtoworkingengi- neers.Thebookassumesthatthereaderhasabackgroundknowledgeof digitallogicdesign.Itcanbeusedasasecondarytextforadigitallogicde- signcoursewherestudentslearnthefundamentalsofstatictiminganalysis andapplyitforanylogicdesigncoveredinthecourse. Ourbookemphasizespracticalityandthoroughexplanationofallbasic conceptswhichwebelieveisthefoundationoflearningmorecomplextop- ics.Itprovidesablendoftheoreticalbackgroundandhands-onguideto statictiminganalysisillustratedwithactualdesignexamplesrelevantfor nanometerapplications.Thus,thisbookisintendedtofillavoidinthis areaforworkingengineersandgraduatestudents. ThebookdescribestimingforCMOSdigitaldesigns,primarilysynchro- nous;however,theprinciplesareapplicabletootherrelateddesignstyles aswell,suchasforFPGAsandforasynchronousdesigns.
评论 3
添加红包

请填写红包祝福语或标题

红包个数最小为10个

红包金额最低5元

当前余额3.43前往充值 >
需支付:10.00
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明:

1.余额是钱包充值的虚拟货币,按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载,可以购买VIP、付费专栏及课程。

余额充值