questasim/modelsim独立仿真vivado ddr3控制器（mig）

已于 2024-03-26 08:41:09 修改
阅读量1.2k 收藏 19
点赞数 25
文章标签： fpga开发
于 2024-03-24 22:35:24 首次发布
版权声明：本文为博主原创文章，遵循 CC 4.0 BY-SA 版权协议，转载请附上原文出处链接和本声明。
本文链接：https://blog.csdn.net/weixin_48027403/article/details/136985890
版权

1.使用场合介绍

当工程中使用DDR做数据缓存时，使用vivado默认仿真器进行功能仿真时速率特别慢，而使用vivado和questasim联合仿真选项虽然能加速仿真（相当于从vivado跳转到questasim进行仿真），但是调试过程中每次修改代码都需要在vivado工具上修改并编译后再跳转到questasim进行波形仿真，流程比较麻烦。本文通过将vivado仿真ddr3控制器所需要的仿真文件扣出来到questasim中进行独立编译仿真。

2.使用vivado联合questasim仿真

为了了解仿真DDR3所需要的文件以及编译流程，先通过vivado跳转到questasim仿真查看编译了哪些文件。

2.1搭建仿真环境

2.1.1导出mig仿真例程

根据自己板子的ddr3芯片型号和使用需求生成mig,本文将mig ip核生成名为ddr3，勾选AXI4 Interface选项,在source框右击ddr3,选择Open Ip Example Design...选项，创建仿真工程ddr3_ex。

仿真工程生成好后找到ddr3_ex文件夹路径下imports文件夹，导入ddr3_model.sv,ddr3_model_parameters.vh,wiredly.v到自己工程目录下，并将sim_tb_top.v中的example_top换成自己需要仿真的顶层文件。最终如下图所示

2.2.2设置vivado仿真工具

点击Tools->setting

修改如下设置

点击Run Simulation跳转到questasim进行仿真，如下图所示

 仿真波形

2.2.3 查看仿真流程

进入工程路径下XX.sim->sim_1->behav->questa，有三个脚本可执行文件compile.bat,elaborate.bat和simulate.bat。分别代表仿真的三个步骤：综合，优化，执行仿真。

compile.bat：综合脚本，对源文件进行综合。脚本调用了DDR_AXI_tb_compile.do

@echo off
REM ****************************************************************************
REM Vivado (TM) v2021.1 (64-bit)
REM
REM Filename    : compile.bat
REM Simulator   : Mentor Graphics Questa Advanced Simulator
REM Description : Script for compiling the simulation design source files
REM
REM Generated by Vivado on Sun Mar 24 21:40:16 +0800 2024
REM SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
REM
REM IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
REM
REM usage: compile.bat
REM
REM ****************************************************************************
set bin_path=D:\\questa202101\\win64
call %bin_path%/vsim  -c -do "do {DDR_AXI_tb_compile.do}" -l compile.log
if "%errorlevel%"=="1" goto END
if "%errorlevel%"=="0" goto SUCCESS
:END
exit 1
:SUCCESS
exit 0

DDR_AXI_tb_compile.do

包含Mig控制器仿真需要的所有源文件路径，将所有路径下的源文件拷贝出来，后期使用questasim独立综合使用。

######################################################################
#
# File name : DDR_AXI_tb_compile.do
# Created on: Sun Mar 24 21:40:16 +0800 2024
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
D:\\questa202101\\win64\\vlib questa_lib/work
D:\\questa202101\\win64\\vlib questa_lib/msim

D:\\questa202101\\win64\\vlib questa_lib/msim/xil_defaultlib

D:\\questa202101\\win64\\vmap xil_defaultlib questa_lib/msim/xil_defaultlib

D:\\questa202101\\win64\\vlog  -incr -mfcu -work xil_defaultlib  "+incdir+../../../../../imports" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ddr3_mig_sim.v" \
"../../../../project_1.gen/sources_1/ip/ddr3/ddr3/user_design/rtl/ddr3.v" \
"../../../../../src/fdma_test.v" \
"../../../../../src/signal_sync.v" \
"../../../../../src/uiFDMA.v" \
"../../../../../imports/wiredly.v" \

D:\\questa202101\\win64\\vlog  -incr -mfcu -sv -work xil_defaultlib  "+incdir+../../../../../imports" \
"../../../../../imports/ddr3_model.sv" \

D:\\questa202101\\win64\\vlog  -incr -mfcu -work xil_defaultlib  "+incdir+../../../../../imports" \
"../../../../../tb/DDR_AXI_tb.v" \

# compile glbl module
D:\\questa202101\\win64\\vlog -work xil_defaultlib "glbl.v"

quit -force

elaborate.bat：优化

@echo off
REM ****************************************************************************
REM Vivado (TM) v2021.1 (64-bit)
REM
REM Filename    : elaborate.bat
REM Simulator   : Mentor Graphics Questa Advanced Simulator
REM Description : Script for elaborating the compiled design
REM
REM Generated by Vivado on Sun Mar 24 21:40:34 +0800 2024
REM SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
REM
REM IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
REM
REM usage: elaborate.bat
REM
REM ****************************************************************************
set bin_path=D:\\questa202101\\win64
call %bin_path%/vsim  -c -do "do {DDR_AXI_tb_elaborate.do}" -l elaborate.log
if "%errorlevel%"=="1" goto END
if "%errorlevel%"=="0" goto SUCCESS
:END
exit 1
:SUCCESS
exit 0

 DDR_AXI_tb_elaborate.do

######################################################################
#
# File name : DDR_AXI_tb_elaborate.do
# Created on: Sun Mar 24 21:40:34 +0800 2024
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
D:\\questa202101\\win64\\vopt +acc=npr -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.DDR_AXI_tb xil_defaultlib.glbl -o DDR_AXI_tb_opt

quit -force

simulate.bat：启动仿真

@echo off
REM ****************************************************************************
REM Vivado (TM) v2021.1 (64-bit)
REM
REM Filename    : simulate.bat
REM Simulator   : Mentor Graphics Questa Advanced Simulator
REM Description : Script for simulating the design by launching the simulator
REM
REM Generated by Vivado on Sun Mar 24 21:40:47 +0800 2024
REM SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
REM
REM IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
REM
REM usage: simulate.bat
REM
REM ****************************************************************************
set bin_path=D:\\questa202101\\win64
call %bin_path%/vsim   -do "do {DDR_AXI_tb_simulate.do}" -l simulate.log
if "%errorlevel%"=="1" goto END
if "%errorlevel%"=="0" goto SUCCESS
:END
exit 1
:SUCCESS
exit 0

 DDR_AXI_tb_simulate.do

######################################################################
#
# File name : DDR_AXI_tb_simulate.do
# Created on: Sun Mar 24 21:40:47 +0800 2024
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
vsim -lib xil_defaultlib DDR_AXI_tb_opt

set NumericStdNoWarnings 1
set StdArithNoWarnings 1

do {DDR_AXI_tb_wave.do}

view wave
view structure
view signals

do {DDR_AXI_tb.udo}

run 1000ns

3.移植到questasim进行独立仿真

参照上面仿真步骤以及之前博文（使用tcl脚本在questasim中仿真vivado工程）中questasim脚本仿真流程，编写仿真脚本

sim_axi_ddr.tcl


set system_name      DDR_MIG
set TOP_LEVEL_NAME   DDR_AXI_tb

vlib   questa_lib
vlib ./questa_lib/work
vlib ./questa_lib/msim
vlib ./questa_lib/msim/work
# compile system, only need to run once (without IP and src changes)
alias build {
  # compile ddr3 simulation model
   vlog  -mfcu -work work -f  filelist.f
   vlog  -mfcu -work work   ../../../src/axi_ddr/imports/wiredly.v
   vlog  -mfcu -sv -work work   ../../../src/axi_ddr/imports/ddr3_model.sv
   # compile glbl module
   vlog -work work "glbl.v"
   # compile user module
   vlog -incr -mfcu -work work ../../../src/axi_ddr/*.v
   vlog  -incr -mfcu -work work DDR_AXI_tb.v
}
alias elab_ddr3 {
  vopt +acc=npr -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm -work work work.DDR_AXI_tb work.glbl -o DDR_AXI_tb_opt
  vsim -lib work DDR_AXI_tb_opt
  set NumericStdNoWarnings 1
  set StdArithNoWarnings 1
  do {DDR_AXI_tb_wave.do}
  view wave
  view structure
  view signals

}


alias rerun {
   elab_ddr3
   log -rec /*
   run -all
}

 源文件filelist.f

../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_carry_and.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_carry_or.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_comparator.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v
../../../src/axi_ddr/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v
../../../src/axi_ddr/rtl/clocking/mig_7series_v4_2_clk_ibuf.v
../../../src/axi_ddr/rtl/clocking/mig_7series_v4_2_infrastructure.v
../../../src/axi_ddr/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v
../../../src/axi_ddr/rtl/clocking/mig_7series_v4_2_tempmon.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_arb_mux.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_arb_row_col.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_arb_select.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_bank_cntrl.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_bank_common.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_bank_compare.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_bank_mach.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_bank_queue.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_bank_state.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_col_mach.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_mc.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_rank_cntrl.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_rank_common.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_rank_mach.v
../../../src/axi_ddr/rtl/controller/mig_7series_v4_2_round_robin_arb.v
../../../src/axi_ddr/rtl/ecc/mig_7series_v4_2_ecc_buf.v
../../../src/axi_ddr/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v
../../../src/axi_ddr/rtl/ecc/mig_7series_v4_2_ecc_gen.v
../../../src/axi_ddr/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v
../../../src/axi_ddr/rtl/ecc/mig_7series_v4_2_fi_xor.v
../../../src/axi_ddr/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v
../../../src/axi_ddr/rtl/ip_top/mig_7series_v4_2_mem_intfc.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_calib_top.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_init.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_top.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_poc_cc.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_poc_edge_store.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_poc_meta.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_poc_pd.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_poc_tap_base.v
../../../src/axi_ddr/rtl/phy/mig_7series_v4_2_poc_top.v
../../../src/axi_ddr/rtl/ui/mig_7series_v4_2_ui_cmd.v
../../../src/axi_ddr/rtl/ui/mig_7series_v4_2_ui_rd_data.v
../../../src/axi_ddr/rtl/ui/mig_7series_v4_2_ui_top.v
../../../src/axi_ddr/rtl/ui/mig_7series_v4_2_ui_wr_data.v
../../../src/axi_ddr/rtl/ddr3_mig_sim.v
../../../src/axi_ddr/rtl/ddr3.v

打开questasim执行仿真脚本，结果与vivado联合questasim仿真结果一致

3.1在transcript命令行中cd到脚本文件路径下

3.2 source脚本文件，并执行build编译源文件

3.3 rerun,启动波形仿真

波形界面

4.注意事项

4.1 MEM_BITS

*如果需要仿真的地址空间太大需要修改ddr3_parameters.vh文件中的MEM_BITS，否则会报ERROR： Memory overflow. Write to Address 7000fe with data xxx will be lost You must increase the MEM_BITS parameter of define MAX_MEM.

MEM_BITS定义了ddr3_model.sv中地址位宽，默认为15
    在ddr3_parameters.vh文件中, 根据需要扩充MEM_BITS参数，比如修改至20。

玲玲一
关注
  • 25
    点赞
  • 踩
  • 19
    收藏
    觉得还不错? 一键收藏
  • 1
    评论
Xilinx的DDR3的MIG接口仿真
01-17
写了简单的DDR3的MIG接口仲裁仿真工程，供初学者学习使用
FPGA（XILINX） DDR3 内存条 读写测试 仿真通过 （VIVADO 2015.2）
05-10
FPGA（XILINX） DDR3 内存条 读写测试 仿真通过 （VIVADO 2015.2）
[源码]Vivado调用Questa Sim仿真小技巧
OpenFPGA的博客
11-08 763
Vivado调用Questa Sim或ModelSim仿真中存在的一些自动化问题的解决方案。Vivado调用Questa Sim仿真中存在的一些问题首先说明一下Modelsim与Questa Sim都可以与Vivado联调，也比较相似，但是Questa Sim比Modelsim功能更加广泛，对于System Verilog的语法支持更加完善，本文以Questa Sim为例说明一下Vivado调用第...
Vivado DDR3仿真记录
最新发布
LeeConstantine的博客
06-05 474
DDR3仿真
基于vivado的DDR3仿真
xiaoxiaoxianjia的博客
07-13 4421
vivado环境仿真ddr3
vivado仿真ddr3 ip核
scccdd的博客
05-27 1127
【代码】vivado仿真ddr3 ip核。
Questasim/Modelsim 10.7c安装及问题解决
Yuxin_Yu的博客
05-17 1万+
目录Modelsim 10.7安装及问题解决1、软件安装过程2、遇到的问题及解决 Modelsim 10.7安装及问题解决 1、软件安装过程 2、遇到的问题及解决
Modelsim与Questasim两个版本的区别，主要是在功能上进行说明
08-02
在数字芯片前端设计仿真领域，ModelSim 和 QuestaSim 是两款广泛应用的仿真工具。它们的主要区别在于功能特性和集成的先进技术。 首先，ModelSim 是一款备受赞誉的仿真器，以其高效的编译技术和友好的调试环境著称...
linux下Questasim10/Modelsim安装以及破解方法
10-17
在fedora操作系统下验证通过，安装此方法可以成功安装linux下的moedlsim/questasim
Ubantu环境下安装QuestaSim2021Linux版安装包及教程
01-30
在本文中，我们将详细介绍如何在Ubuntu 20.04.5 LTS 64位操作系统上安装QuestaSim 2021版本的仿真软件。QuestaSim是一款强大的数字集成电路仿真工具，广泛应用于数字IC设计的验证过程。以下是一步一步的安装教程： ...
手把手教你仿真DDR3
09-13
基于V7的FPGA，Micro的DDR3，资料包括用到的ibis模型，Layout文件、原理图文件。以及详细仿真设置方法，教你一步步学会DDR仿真，学会sigrity的仿真操作。
Vivado与ModelSim/Matlab版本兼容性官方推荐表
04-19
ModelSim是Mentor Graphics公司的高级仿真器，常用于验证数字逻辑设计。而Matlab和Simulink则为The MathWorks公司的产品，主要用于算法开发和系统级模拟，尤其是固定点工具箱对于FPGA的硬件描述语言(HDL)综合特别...
modelsim/questasim-gcc-4.5.0-mingw64编译器
03-16
ModelSim和Questasim是业界广泛使用的两种仿真工具，它们允许工程师在硬件实现之前对数字电路设计进行测试和验证。UVM（Universal Verification Methodology）是一种标准化的验证方法学，为系统级验证提供了框架和库...
Modelsim/QuestaSim教程——基础篇
热门推荐
一个人要像一支队伍
08-28 5万+
写完HDL代码，当然要仿真一下，这时可以使用quartus自带的qsim或者ISE自带的isim来仿真，但是，业界推荐使用Modelsim。 Modelsim的版本比较多，一般是用功能最全的SE版。其中，AE/ASE是集成了Altera库的版本（仿真quartus的IP核，会轻松很多），XE是集成了Xilinx库的版本（仿真ISE的IP核，会轻松很多）。 QuestaSim其实就是Models
Modelsim实现对Vivado中的MIG ddr3的仿真
dimples_Song的博客
11-16 2925
原文地址：https://www.cnblogs.com/sepeng/p/6525366.html Vivado中的MIG已经集成了modelsim仿真环境，是不是所有IP 都有这个福利呢，不知道哦，没空去验证。 　　第一步：使用vivado中的MIG IP生成一堆东西 ，这个过程自己百度。或者是ug586有step by step 的，so easy。 生成...
questasim的傻瓜式安装与仿真教程
树下等苹果的博客
04-12 2万+
一、安装 1、下载软件 链接：https://pan.baidu.com/s/1S05AnO_w-wy6RsAj_kdUXg 提取码：p2nt 2、根据电脑类型是32位还是64位，解压不同安装包。 解压得： 2、运行.exe文件，出现： 问题及解决办法： 这是杀毒软件造成的，因此在安装过程中关闭杀毒软件即可。关闭之后，再次运行.exe文件。 3、点击下一步，进入选择安装位置界面，如下：选择好安装位置后点击下一步。 4、点击同意 5、接下来等待安装结束即可，在安装过程中，会跳出来弹框，询问是否要添
AX7A200教程(1): DDR3仿真平台搭建(一)
瞎想的博客
01-20 2987
鉴于很多童鞋无法仿真自己新建的DDR工程，即使使用modelsim仿真也仿真失败，本例程着重于在vivado中，对自己新建的带DDR3的工程进行仿真。
Xilinx DDR3的MIG IP信号分析及仿真和上板测试
weixin_50810761的博客
03-10 1514
文章分析了MIG IP的信号，并通过官方例程进行仿真测试，验证了DDR3的读写操作。介绍了MIG IP的用户接口信号，包括地址、指令、数据和控制信号，以及系统时钟和复位信号。最后，文章在开发板上进行了上板测试，使用ILA抓取读写数据时序，并观察LED指示灯确认了MIG IP的正常工作。
questasim 仿真vivado pcie
08-08
Questasim仿真是一种用于电子设计自动化（EDA）的软件工具，而Vivado是赛灵思（Xilinx）公司开发的一款用于可编程逻辑器件（FPGA）设计和开发的软件套件，其中包含了支持PCI Express（PCIE）的功能。 在使用Questasim仿真工具时，可以通过构建一个PCIE的仿真环境，创建一个搭载PCIE接口的FPGA设计文件，然后使用Questasim进行仿真验证。仿真过程中，可以模拟数据传输、时序、延迟等PCIE相关的操作，以验证设计的正确性和稳定性。 Vivado是一种综合开发环境，它不仅提供了设计工具，还包括了可编程逻辑设备的配置、布局和引脚分配等功能。利用Vivado进行PCIE设计时，可以使用其中的IP核（Intellectual Property）来快速搭建一个PCIE接口，通过设置相应的参数和时序，将PCIE接口集成到FPGA设计中。 Questasim和Vivado可以相互配合使用，将Vivado生成的PCIE设计文件导入到Questasim中进行仿真验证。这样的仿真能够在设计完成之前模拟和测试出设计中可能存在的问题，并进行修复，以提高设计的可靠性和性能。 综上所述，Questasim仿真可以配合Vivado进行PCIE设计的验证和调试，以确保设计的稳定性和正确性。通过这样的仿真流程，可以有效地减少设计中可能存在的错误，提高设计效率和可靠性。
评论 1
添加红包

请填写红包祝福语或标题

个

红包个数最小为10个

元

红包金额最低5元

当前余额3.43元 前往充值 >
需支付：10.00元
成就一亿技术人!
领取后你会自动成为博主和红包主的粉丝 规则
hope_wisdom
发出的红包
实付元
使用余额支付
点击重新获取
扫码支付
钱包余额 0

抵扣说明：

1.余额是钱包充值的虚拟货币，按照1:1的比例进行支付金额的抵扣。
2.余额无法直接购买下载，可以购买VIP、付费专栏及课程。

余额充值