HDLBits：Edgedetect

Edgedetect
For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.
Here are some examples. For clarity, in[1] and pedge[1] are shown separately.

检测输入信号从0跳变到1的位置

module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    reg [7:0] in_state;
    always@(posedge clk)
        begin
            in_state<=in;
            pedge<=in&~in_state;
        end
endmodule

不可pedge<=in^in_state;
如果用xor门则会记录0跳变到1、1跳变到0；