【HDLBits刷题】【Procedures】Always casez

最新推荐文章于 2023-12-07 00:43:23 发布

李十一11

最新推荐文章于 2023-12-07 00:43:23 发布

阅读量408

点赞数

分类专栏： HDLBits刷题 Verilog 文章标签： fpga开发

本文链接：https://blog.csdn.net/qq_22774445/article/details/124048031

版权

Verilog 同时被 2 个专栏收录

63 篇文章 3 订阅

订阅专栏

HDLBits刷题

60 篇文章 17 订阅

订阅专栏

这篇博客介绍了如何使用Verilog语言构建一个8位优先级编码器。该编码器的功能是报告输入8位向量中第一个为1的位的索引，如果没有高位，则输出0。通过使用`casez`语句，可以将情况减少到9种，处理了不确定位（don't-care bits）。示例代码展示了如何实现这一功能，并提供了具体的输入和输出案例。

摘要由CSDN通过智能技术生成

Build a priority encoder for 8-bit inputs. Given an 8-bit vector, the output should report the first bit in the vector that is 1. Report zero if the input vector has no bits that are high. For example, the input 8'b10010000 should output 3'd4, because bit[4] is first bit that is high.

From the previous exercise (always_case2), there would be 256 cases in the case statement. We can reduce this (down to 9 cases) if the case items in the case statement supported don't-care bits. This is what casez is for: It treats bits that have the value z as don't-care in the comparison.

For example, this would implement the 4-input priority encoder from the previous exercise:

always @(*) begin
    casez (in[3:0])
        4'bzzz1: out = 0;   // in[3:1] can be anything
        4'bzz1z: out = 1;
        4'bz1zz: out = 2;
        4'b1zzz: out = 3;
        default: out = 0;
    endcase
end

A case statement behaves as though each item is checked sequentially (in reality, it does something more like generating a giant truth table then making gates). Notice how there are certain inputs (e.g., 4'b1111) that will match more than one case item. The first match is chosen (so 4'b1111 matches the first item, out = 0, but not any of the later ones).

There is also a similar casex that treats both x and z as don't-care. I don't see much purpose to using it over casez.
The digit ? is a synonym for z. so 2'bz0 is the same as 2'b?0

// synthesis verilog_input_version verilog_2001
module top_module (
    input [7:0] in,
    output reg [2:0] pos  );
    always @(*) 
    casez (in[7:0])
        8'bzzzzzzz1: pos = 0;   
        8'bzzzzzz10: pos = 1;
        8'bzzzzz100: pos = 2;
        8'bzzzz1000: pos = 3;
        8'bzzz10000: pos = 4;
        8'bzz100000: pos = 5;
        8'bz1000000: pos = 6;
        8'b10000000: pos = 7;
        default: pos = 0;
    endcase
endmodule